E909.06A61DC ELMOS Semiconductor, E909.06A61DC Datasheet - Page 11

no-image

E909.06A61DC

Manufacturer Part Number
E909.06A61DC
Description
Processors - Application Specialized Halios multipurpose sensor IC - Auto
Manufacturer
ELMOS Semiconductor
Datasheet

Specifications of E909.06A61DC

Rohs
yes
Processor Series
EL16
Data Bus Width
16 bit
Maximum Clock Frequency
8 MHz
Data Ram Size
3 kB
Operating Supply Voltage
2.25 V to 2.75 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
QFN-32
Interface Type
I2C, SPI
Memory Type
Flash, SRAM
Minimum Operating Temperature
- 40 C
Number Of Timers
2
4 Functional Description
4.1 Introduction
The general architecture of the 3D-optical input device is shown in the system block diagram.
The CPU is connected to the memory (FLASH and SRAM) and the peripheral modules via the internal system bus.
The system bus provides a 16 bit address space and allows 8 and 16 bit data transfers.
The memory contains the program code and the data. Memory and registers are mapped to the global memory
map and can be accessed through all memory related operation provided by the CPUs instruction set. The memory
of the IC consists a FLASH cell up to 30Kx22 (60KByte) including 6 additional bits per word used as CRC for error
detection and error correction and a SRAM cell up to 1.5Kx18 (3KByte) including 2 bit parity per word.
The Interrupt Controller collects requests from all interrupt sources and provides an interrupt signal to the CPU.
Interrupt sources can be masked within the interrupt controller. Interrupts are generated by the modules and hold
until they are cleared within the module. See module description for clearing procedures.
The SPI can be configured either as a master or a slave. Transfer length is eight bit and can be extended by a mul-
tiple of eight bit. Data FIFOs are provided for transmit and receive tasks.
The SCI provides the standard NRZ (Non Return to Zero) mark/space data format where each frame contains one
start bit, eight data bits and one stop bit. Several features are implemented for special LIN support.
The timer module contains a 32 bit timer module as well as a watchdog timer. Additionally a second timer module
operating on wake up clock is implemented that remains active even in off mode, so it can be used for a periodical
wake up from off mode for applications that require a low current consumption.
8 IO port pins can either be configured as general purpose IO`s or can be configured as ports for the SPI or SCI mod-
ule. Additionally two ports are reserved for the I²C slave interface.
The clock and reset generator module provides the system clock and the global reset signal. A power-on-reset,
brown out detect and a power watch are implemented. As external reset source a reset input will be considered.
The system clock is generated by an on-chip oscillators. A more detailed diagram of the clock/reset generation
block (CRG) is shown in the following sections.
ELMOS Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.
HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE
PRODUCTION DATA - NOV 16, 2011
ELMOS Semiconductor AG
Data Sheet
11/71
QM-No.: 25DS0049E.02
E909.06

Related parts for E909.06A61DC