HV5622PG-M919-G Supertex, HV5622PG-M919-G Datasheet

no-image

HV5622PG-M919-G

Manufacturer Part Number
HV5622PG-M919-G
Description
Serial to Parallel Logic Converters 220V 32Ch Open D Out
Manufacturer
Supertex
Datasheet

Specifications of HV5622PG-M919-G

Product Category
Serial to Parallel Logic Converters
Rohs
yes
Operating Supply Voltage
- 0.5 V to + 15 V
Mounting Style
SMD/SMT
Package / Case
PQFP-44
Factory Pack Quantity
500
Features
Functional Block Diagram
Supertex inc.
Processed with HVCMOS
Sink current minimum 100mA
Shift register speed 8.0MHz
Polarity and Blanking inputs
CMOS compatible inputs
Forward and reverse shifting options
Diode to VPP allows efficient power recovery
INPUT
DATA
DATA
POL
CLK
OUT
BL
LE
Supertex inc.
Register
32-Bit
32-Channel Serial to Parallel Converter
Shift
®
technology
With Open Drain Outputs
1235 Bordeaux Drive, Sunnyvale, CA 94089
Latch
Latch
Latch
Latch
General Description
The HV5622 is a low-voltage serial to high-voltage parallel
converter with open drain outputs. This device has been designed
for use as a driver for AC-electroluminescent displays. It can also
be used in any application requiring multiple output high voltage
current sinking capabilities such as driving inkjet and electrostatic
print heads, plasma panels, vacuum fluorescent, or large matrix
LCD displays.
This device consists of a 32-bit shift register, 32 latches, and
control logic to perform the polarity select and blanking of the
outputs. Data is shifted through the shift register on the high to
low transition of the clock. The HV5622 shifts in the clockwise
direction when viewed from the top of the package. A data output
buffer is provided for cascading devices. This output reflects the
current status of the last bit of the shift register. Operation of the
shift register is not affected by the LE (latch enable), BL (blanking),
or the POL (polarity) inputs. Transfer of data from the shift register
to the latch occurs when the LE (latch enable) input is high. The
data in the latch is stored when LE is low.
Tel: 408-222-8888
(Outputs 3 to 30 not shown)
www.supertex.com
HV
HV
HV
HV
OUT
OUT
OUT
OUT
1
2
31
32
HV5622

Related parts for HV5622PG-M919-G

HV5622PG-M919-G Summary of contents

Page 1

... Supertex inc. 32-Channel Serial to Parallel Converter Features ► Processed with HVCMOS technology ® ► Sink current minimum 100mA ► Shift register speed 8.0MHz ► Polarity and Blanking inputs ► CMOS compatible inputs ► Forward and reverse shifting options ► Diode to VPP allows efficient power recovery ...

Page 2

... PQFP (PG) (top view 44-Lead PLCC (PJ) (top view) Top Marking YY = Year Sealed YYW W HV5622PG WW = Week Sealed LLL Lot Number C = Country of Origin* Bottom Marking A = Assembler ID* = “Green” Packaging CCCCCCCC AAA *May be part of top marking 44-Lead PQFP (PG) ...

Page 3

... Delay time clock to LE low to high DLE t Width of LE pulse WLE t LE setup time before clock falls SLE Input and Output Equivalent Circuits VDD DATA INPUT VSS Logic Inputs Supertex inc. (over recommended operating conditions unless otherwise noted) Min Max - - 100 - - 1.0 - -1.0 V -1.0V ...

Page 4

... ↓ Transparent latch mode H ↓ Notes high level low level irrelevant, ↓ = high-to-low transition, ↑ = low-to-high transistion. * dependent on previous stage’s state before the last CLK ↓ or last LE high. Supertex inc. Data Valid 50 ...

Page 5

... HV 25 OUT OUT OUT Supertex inc. Description High voltage outputs. Data output pin. No internal connection. Inverts the polarity of the HV pins OUT Clock pin, shift registers shifts data on falling edge of input clock. Reference voltage, usually ground. Logic supply voltage. Latch enable pin, data is shifted from shift register to latches on logic input high. ...

Page 6

... HV 20 OUT OUT OUT Supertex inc. Description High voltage outputs. Data output pin. No internal connection. Inverts the polarity of the HV pins OUT Clock pin, shift registers shifts data on falling edge of input clock. Reference voltage, usually ground. Logic supply voltage. Latch enable pin, data is shifted from shift register to latches on logic input high. ...

Page 7

... A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker printed indicator. Symbol A A1 MIN 1.95* 0.00 Dimension NOM - - (mm) MAX 2.35 0.25 JEDEC Registration MO-112, Variation AA-2, Issue B, Sep.1995. * This dimension is not specified in the JEDEC drawing. Drawings not to scale. Supertex Doc. #: DSPD-44PQFPPG, Version C041309. Supertex inc View B Seating Plane 1.95 0.30 13.65* 9.80* 2. ...

Page 8

... JEDEC Registration MS-018, Variation AC, Issue A, June, 1993. † This dimension differs from the JEDEC drawing. Drawings not to scale. Supertex Doc. #: DSPD-44PLCCPJ, Version F031111. (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to supertex.com/packaging.html.) does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives Supertex inc ...

Related keywords