71V424L10YG IDT, 71V424L10YG Datasheet
71V424L10YG
Specifications of 71V424L10YG
Related parts for 71V424L10YG
71V424L10YG Summary of contents
Page 1
... All bidirectional inputs and outputs of the IDT71V424 are TTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation. The IDT71V424 is packaged in a 36-pin, 400 mil Plastic SOJ and 44- pin, 400 mil TSOP. • • ...
Page 2
... IDT71V424S/YS, IDT71V424L/YL, 3.3V CMOS Static RAM 4 Meg (512K x 8-bit) Pin Configuration I I SO36 I I SOJ Top View Pin Description A – A Address Inputs 0 18 Chip Select ...
Page 3
... C o Conditions 1 W Symbol 3622 tbl NOTES (max (min.) = –2V for pulse width less than 5ns, once per cycle. IL Test Condition V = Max Max OUT I = 8mA Min -4mA Min ...
Page 4
... IDT71V424S/YS, IDT71V424L/YL, 3.3V CMOS Static RAM 4 Meg (512K x 8-bit) AC Test Conditions Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels AC Test Load AC Test Loads +1.5V I 50Ω 0 Figure 1. AC Test Load 7 6 Δt t AA, ACS 5 (Typical, ns • ...
Page 5
... IDT71V424S/YS, IDT71V424L/YL, 3.3V CMOS Static RAM 4 Meg (512K x 8-bit) AC Electrical Characteristics (V = 3.3V ± 10%, Commercial and Industrial Temperature Ranges) CC Symbol READ CYCLE t Read Cycle Time RC t Address Access Time AA t Chip Select Access Time ACS (1) Chip Select to Output in Low-Z t CLZ (1) Chip Deselect to Output in High-Z ...
Page 6
... IDT71V424S/YS, IDT71V424L/YL, 3.3V CMOS Static RAM 4 Meg (512K x 8-bit) Timing Waveform of Read Cycle No. 1 ADDRESS OE CS DATA OUT SUPPLY CC CURRENT I SB Timing Waveform of Read Cycle No. 2 ADDRESS DATA PREVIOUS DATA OUT NOTES HIGH for Read Cycle. 2. Device is continuously selected LOW. ...
Page 7
... IDT71V424S/YS, IDT71V424L/YL, 3.3V CMOS Static RAM 4 Meg (512K x 8-bit) Timing Waveform of Write Cycle No. 1 (WE Controlled Timing) ADDRESS DATA OUT DATA IN Timing Waveform of Write Cycle No. 2 (CS Controlled Timing) ADDRESS DATA IN NOTES write occurs during the overlap of a LOW CS and a LOW WE. ...
Page 8
... IDT71V424S/YS, IDT71V424L/YL, 3.3V CMOS Static RAM 4 Meg (512K x 8-bit) Ordering Information Commercial and Industrial Temperature Ranges 6.42 8 ...
Page 9
... Add Industrial grade for 10ns Low Power. 06/11/09 Pg.1,8 Removed VS, VL from datasheet and ordering information. CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 The IDT logo is a registered trademark of Integrated Device Technology, Inc. Commercial and Industrial Temperature Ranges on Write Cycle No. 2 diagram WR for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www ...