IS62WV12816BLL-55TLI ISSI, Integrated Silicon Solution Inc, IS62WV12816BLL-55TLI Datasheet - Page 9

IC SRAM 2MBIT 55NS 44TSOP

IS62WV12816BLL-55TLI

Manufacturer Part Number
IS62WV12816BLL-55TLI
Description
IC SRAM 2MBIT 55NS 44TSOP
Manufacturer
ISSI, Integrated Silicon Solution Inc
Type
Asynchronousr
Datasheet

Specifications of IS62WV12816BLL-55TLI

Memory Size
2M (128K x 16)
Package / Case
44-TSOP II
Interface
Parallel
Format - Memory
RAM
Memory Type
SRAM - Asynchronous
Speed
55ns
Voltage - Supply
2.5 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Access Time
55 ns
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.5 V
Maximum Operating Current
3 mA
Organization
128 K x 16
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Number Of Ports
1
Operating Supply Voltage
2.5 V to 3.6 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
706-1045

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS62WV12816BLL-55TLI
Manufacturer:
ISSI
Quantity:
1 000
Part Number:
IS62WV12816BLL-55TLI
Manufacturer:
ISSI
Quantity:
222
Part Number:
IS62WV12816BLL-55TLI
Manufacturer:
TSOP
Quantity:
4 800
Part Number:
IS62WV12816BLL-55TLI
Manufacturer:
ISSI
Quantity:
10 000
Part Number:
IS62WV12816BLL-55TLI
Manufacturer:
ISSI
Quantity:
20 000
Part Number:
IS62WV12816BLL-55TLI-TR
Manufacturer:
ISSI
Quantity:
1 000
IS62WV12816ALL,
WRITE CYCLE SWITCHING CHARACTERISTICS
Notes:
1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4V to 1.4V
2. The internal write time is defined by the overlap of CS1 LOW, CS2 HIGH and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but
3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
Integrated Silicon Solution, Inc. — www.issi.com —
Rev. H
01/13/2010
Symbol
t
t
t
t
t
t
t
t
t
t
t
and output loading specified in Figure 1.
any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the
write.
WC
AW
HA
SD
HD
SCS1/
SA
PWB
PWE
HZWE
LZWE
(3)
t
(3)
SCS2
Parameter
Write Cycle Time
CS1/CS2 to Write End
Address Setup Time to Write End
Address Hold from Write End
Address Setup Time
LB, UB Valid to End of Write
WE Pulse Width
Data Setup to Write End
Data Hold from Write End
WE LOW to High-Z Output
WE HIGH to Low-Z Output
IS62WV12816BLL
Min.
45
35
35
35
35
20
0
0
0
5
1-800-379-4774
45ns
Max.
20
(1,2)
(Over Operating Range)
Min.
55
45
45
45
25
40
0
0
0
5
55 ns
Max.
20
Min.
70
60
60
60
30
50
0
0
0
5
70 ns
Max.
20
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
9

Related parts for IS62WV12816BLL-55TLI