CY62158EV30LL-45ZSXI Cypress Semiconductor Corp, CY62158EV30LL-45ZSXI Datasheet

IC SRAM 8MBIT 45NS 44TSOP

CY62158EV30LL-45ZSXI

Manufacturer Part Number
CY62158EV30LL-45ZSXI
Description
IC SRAM 8MBIT 45NS 44TSOP
Manufacturer
Cypress Semiconductor Corp
Type
Asynchronousr

Specifications of CY62158EV30LL-45ZSXI

Memory Size
8M (1M x 8)
Package / Case
44-TSOP II
Format - Memory
RAM
Memory Type
SRAM
Speed
45ns
Interface
Parallel
Voltage - Supply
2.2 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Access Time
45 ns
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.2 V
Maximum Operating Current
25 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Number Of Ports
1
Operating Supply Voltage
2.5 V, 3.3 V
Memory Configuration
1M X 8
Supply Voltage Range
2.2V To 3.6V
Memory Case Style
TSOP
No. Of Pins
44
Operating Temperature Range
-40°C To +85°C
Rohs Compliant
Yes
Density
8Mb
Access Time (max)
45ns
Sync/async
Asynchronous
Architecture
Not Required
Clock Freq (max)
Not RequiredMHz
Operating Supply Voltage (typ)
2.5/3.3V
Address Bus
20b
Package Type
TSOP-II
Operating Temp Range
-40C to 85C
Supply Current
25mA
Operating Supply Voltage (min)
2.2V
Operating Supply Voltage (max)
3.6V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
44
Word Size
8b
Number Of Words
1M
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
428-2081
CY62158EV30LL-45ZSXI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY62158EV30LL-45ZSXI
Manufacturer:
CYPRESS
Quantity:
60
Part Number:
CY62158EV30LL-45ZSXI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
8-Mbit (1024K x 8) Static RAM
Features
Notes
Cypress Semiconductor Corporation
Document #: 38-05578 Rev. *F
1. For 48 pin TSOP I pin configuration and ordering information, please refer to CY62157EV30 Data sheet.
2. For best practice recommendations, refer to the Cypress application note “System Design Guidelines” at
Logic Block Diagram
Very high speed: 45 ns
Pin compatible with CY62158DV30
Ultra low standby power
Ultra low active power
Easy memory expansion with CE
Automatic power down when deselected
CMOS for optimum speed/power
Offered in Pb-free 48-ball VFBGA, 44-pin TSOP II and 48-pin
TSOP I packages
Wide voltage range: 2.20V–3.60V
Typical standby current: 2 A
Maximum standby current: 8 A
Typical active current: 1.8 mA at f = 1 MHz
[1]
CE 1
CE 2
WE
OE
1
A 0
A 1
A 2
A 3
A 4
A 5
A 6
A 7
A 8
A 9
A 10
A 11
A 12
, CE
2
, and OE features
198 Champion Court
COLUMN DECODER
DATA IN DRIVERS
1024K x 8
ARRAY
Functional Description
The CY62158EV30 is a high performance CMOS static RAM
organized as 1024K words by 8 bits. This device features
advanced circuit design to provide ultra low active current. This
is ideal for providing More Battery Life™ (MoBL
applications such as cellular telephones. The device also has an
automatic power down feature that significantly reduces power
consumption. Placing the device into standby mode reduces
power consumption significantly when deselected (CE
CE
are placed in a high impedance state when the device is
deselected (CE
(OE HIGH), or a write operation is in progress (CE
CE
To write to the device, take Chip Enables (CE
HIGH) and Write Enable (WE) input LOW. Data on the eight I/O
pins (I/O
on the address pins (A
To read from the device, take Chip Enables (CE
HIGH) and OE LOW while forcing the WE HIGH. Under these
conditions, the contents of the memory location specified by the
address pins appear on the I/O pins. See the
page 9 for a complete description of read and write modes.
POWER
DOWN
8-Mbit (1024K x 8) Static RAM
2
2
HIGH and WE LOW).
LOW). The eight input and output pins (I/O
0
through I/O
San Jose
1
http://www.cypress.com.
HIGH or CE
,
7
) is then written into the location specified
0
CA 95134-1709
through A
CY62158EV30 MoBL
2
LOW), the outputs are disabled
[2]
19
Revised December 14, 2010
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
IO 0
IO 1
IO 2
IO 3
IO 4
IO 5
IO 6
IO 7
).
0
1
2
3
4
5
6
7
1
“Truth Table”
1
0
LOW and CE
LOW and CE
408-943-2600
through I/O
) in portable
1
1
LOW and
HIGH or
on
7
2
2
[+] Feedback
)

Related parts for CY62158EV30LL-45ZSXI

CY62158EV30LL-45ZSXI Summary of contents

Page 1

... OE Notes 1. For 48 pin TSOP I pin configuration and ordering information, please refer to CY62157EV30 Data sheet. 2. For best practice recommendations, refer to the Cypress application note “System Design Guidelines” at Cypress Semiconductor Corporation Document #: 38-05578 Rev. *F 8-Mbit (1024K x 8) Static RAM Functional Description The CY62158EV30 is a high performance CMOS static RAM organized as 1024K words by 8 bits ...

Page 2

Contents Pin Configurations ........................................................... 3 Product Portfolio .............................................................. 3 Maximum Ratings ............................................................. 4 Operating Range ............................................................... 4 Electrical Characteristics ................................................. 4 Capacitance ....................................................................... 4 Thermal Resistance........................................................... 5 AC Test Loads and Waveforms ....................................... 5 Data Retention Characteristics ........................................ 5 Data ...

Page 3

... Product Portfolio V Range (V) CC Product [4] Min Typ CY62158EV30LL 2.2 3.0 Notes 3. NC pins are not connected on the die. 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V Document #: 38-05578 Rev I I I/O ...

Page 4

... Tested initially and after any design or process changes that may affect these parameters. Document #: 38-05578 Rev Input Voltage Output Current into Outputs (LOW)............................. 20 mA Static Discharge Voltage............................................ >2001V (MIL-STD-883, Method 3015) Latch up Current...................................................... >200 mA Operating Range + 0.3V CC(max) Product + 0.3V CC(max) CY62158EV30LL Industrial Test Conditions I = –0 –1.0 mA, V > 2.70V 0 2.1 mA, V > ...

Page 5

Thermal Resistance [12] Parameter Description  Thermal Resistance JA (Junction to Ambient)  Thermal Resistance JC (Junction to Case) AC Test Loads and Waveforms OUTPUT INCLUDING JIG AND SCOPE Parameters ...

Page 6

... HZOE HZCE HZWE 17. The internal write time of the memory is defined by the overlap of WE, CE signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write. Document #: 38-05578 Rev. *F [14] ...

Page 7

Switching Waveforms Read Cycle No. 1 (Address Transition Controlled) ADDRESS PREVIOUS DATA VALID DATA OUT [19, 20] Read Cycle No. 2 (OE Controlled) ADDRESS ACE OE t LZOE HIGH IMPEDANCE DATA OUT t LZCE V ...

Page 8

... WE OE DATA I/O Notes 21. The internal write time of the memory is defined by the overlap of WE, CE signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write. 22. Data I/O is high impedance ...

Page 9

Switching Waveforms (continued) Write Cycle No. 3 (WE Controlled, OE LOW) ADDRESS DATA I/O NOTE 26 t HZWE Truth Table [27 [27] X ...

Page 10

... Ordering Information Speed Ordering Code (ns) 45 CY62158EV30LL-45BVXI CY62158EV30LL-45ZSXI Contact your local Cypress sales representative for availability of these parts. Ordering Code Definitions E V30 LL 621 5 -xx xxx CY 8 Document #: 38-05578 Rev. *F Package Package Type Diagram 51-85150 48-ball Very Fine Pitch Ball Grid Array (Pb-free) ...

Page 11

Package Diagrams Figure 1. 48-Ball VFBGA ( mm), 51-85150 Document #: 38-05578 Rev. *F  CY62158EV30 MoBL 51-85150 *F Page [+] Feedback ...

Page 12

Package Diagrams (continued TOP VIEW 0.400(0.016) 0.800 BSC 0.300 (0.012) (0.0315) 18.517 (0.729) 18.313 (0.721) DIMENSION IN MM (INCH) MAX MIN. Document #: 38-05578 Rev. *F Figure 2. 44-Pin TSOP II, 51-85087 PIN 1 I. BASE ...

Page 13

Document History Page  Document Title: CY62158EV30 MoBL Document Number: 38-05578 Orig. of Rev. ECN No. Issue Date Change ** 270329 See ECN PCI *A 291271 See ECN SYT *B 444306 See ECN NXR *C 467052 See ECN NXR *D ...

Page 14

... Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement ...

Related keywords