ZLF645S2864GP0001 Maxim Integrated, ZLF645S2864GP0001 Datasheet - Page 62

no-image

ZLF645S2864GP0001

Manufacturer Part Number
ZLF645S2864GP0001
Description
8-bit Microcontrollers - MCU Crimzon Flash Infrared MCU
Manufacturer
Maxim Integrated
Datasheet

Specifications of ZLF645S2864GP0001

Core
Z8
Data Bus Width
8 bit
Maximum Clock Frequency
8 MHz
Program Memory Size
64 KB
Data Ram Size
1 KB
Operating Supply Voltage
2 V to 3.6 V
Interface Type
UART
Number Of Programmable I/os
5
Number Of Timers
2 x 8 bit, 1 x 16 bit
Processor Series
ZLF645
Program Memory Type
Flash
Enabling Flash Accesses Through the ICP
ICP Interface Logic Architecture
ICP Interface Operation
19-4572; Rev 0; 4/09
System Clock
ICP Pin
After the ZLF645 is in ICP mode, the
programmed to 1 before Flash accesses are enabled through the ICP interface.
The ICP logic within the ZLF645 MCU consists of four primary functional blocks: trans-
mitter, receiver, auto-baud detector/generator, and Flash Controller interface.
displays the architecture of the ICP.
After the ZLF645 MCU is in ICP mode, pin P34 acts a bidirectional open-drain interface
with internal pull-ups used for transmitting and receiving the data. Data transmission is
half-duplex, in that transmit and receive cannot occur simultaneously. Serial data on P34 is
sent using the standard asynchronous data format defined in RS-232. This pin creates an
interface from the ZLF645 MCU to the serial port of a host PC using minimal external
hardware.
RS-232 connection using an open-drain buffer. The ICP pin must always be connected to
V
DD
through an external pull-up resistor.
Figure 17
Figure 16. In-Circuit Programmer Block Diagram
Detector/Generator
Auto-Baud
displays the recommended method of connecting P34 pin to an 
Transmitter
Receiver
FLASHCTL
bit of the ICP Control register must be
Enabling Flash Accesses Through the ICP
ZLF645 Series Flash MCUs
Product Specification
Flash Controller
Interface
Figure 16
54

Related parts for ZLF645S2864GP0001