VS-ST180S08P0V Vishay Semiconductors, VS-ST180S08P0V Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/6/698/vishay_semiconductors_sml.jpg)
VS-ST180S08P0V
Manufacturer Part Number
VS-ST180S08P0V
Description
SCRs 800 Volt 200 Amp
Manufacturer
Vishay Semiconductors
Datasheet
1.VS-ST180S12P0V.pdf
(8 pages)
Specifications of VS-ST180S08P0V
Product Category
SCRs
Rohs
yes
Breakover Current Ibo Max
5230 A
Rated Repetitive Off-state Voltage Vdrm
800 V
Off-state Leakage Current @ Vdrm Idrm
30 mA
Forward Voltage Drop
1.75 V
Gate Trigger Voltage (vgt)
3 V
Maximum Gate Peak Inverse Voltage
5 V
Gate Trigger Current (igt)
150 mA
Holding Current (ih Max)
600 mA
Mounting Style
Stud
Package / Case
TO-93
Factory Pack Quantity
12
ST180SPbF Series
Vishay High Power Products
www.vishay.com
2
ABSOLUTE MAXIMUM RATINGS
PARAMETER
Maximum average on-state current
at case temperature
Maximum RMS on-state current
Maximum peak, one-cycle
non-repetitive surge current
Maximum I
Maximum I
Low level value of threshold voltage
High level value of threshold voltage
Low level value of on-state slope resistance
High level value of on-state slope resistance
Maximum on-state voltage
Maximum holding current
Maximum (typical) latching current
SWITCHING
PARAMETER
Maximum non-repetitive rate of rise
of turned-on current
Typical delay time
Typical turn-off time
BLOCKING
PARAMETER
Maximum critical rate of rise
of off-state voltage
Maximum peak reverse and
off-state leakage current
2
2
t for fusing
√t for fusing
For technical questions, contact: ind-modules@vishay.com
SYMBOL
SYMBOL
SYMBOL
V
V
I
T(RMS)
dV/dt
I
I
dI/dt
I
I
T(TO)1
T(TO)2
V
RRM
T(AV)
I
DRM
TSM
Phase Control Thyristors
I
2
r
r
t
t
I
I
2
TM
t1
t2
H
d
q
√t
L
t
(Stud Version), 200 A
,
Gate drive 20 V, 20 Ω, t
T
Gate current 1 A, dI
V
I
V
T
T
180° conduction, half sine wave
DC at 76 °C case temperature
t = 10 ms
t = 8.3 ms
t = 10 ms
t = 8.3 ms
t = 10 ms
t = 8.3 ms
t = 10 ms
t = 8.3 ms
t = 0.1 to 10 ms, no voltage reapplied
(16.7 % x π x I
(I > π x I
(16.7 % x π x I
(I > π x I
I
T
TM
pk
J
J
d
R
J
J
= T
= 0.67 % V
= T
= T
= T
= 570 A, T
= 50 V, dV/dt = 20 V/µs, gate 0 V 100 Ω, t
= 300 A, T
J
J
J
J
maximum linear to 80 % rated V
maximum, anode voltage ≤ 80 % V
maximum, rated V
maximum, anode supply 12 V resistive load
T(AV)
T(AV)
), T
), T
J
DRM
J
No voltage
reapplied
100 % V
reapplied
No voltage
reapplied
100 % V
reapplied
T(AV)
T(AV)
= 125 °C, t
= T
J
J
TEST CONDITIONS
TEST CONDITIONS
TEST CONDITIONS
= T
= T
, T
J
< I < π x I
< I < π x I
g
J
maximum, dI/dt = 20 A/µs,
/dt = 1 A/µs
J
J
= 25 °C
maximum
maximum
RRM
RRM
r
≤ 1 µs
p
DRM
= 10 ms sine pulse
T(AV)
T(AV)
Sinusoidal half wave,
initial T
/V
RRM
), T
), T
applied
J
J
J
= T
= T
= T
DRM
J
J
J
DRM
maximum
maximum
maximum
p
= 500 µs
Document Number: 94397
1000 (300)
VALUES
VALUES
VALUES
Revision: 11-Aug-08
1000
5000
5230
4200
4400
1250
1.08
1.14
1.18
1.14
1.75
100
500
200
314
125
114
600
1.0
30
85
88
81
UNITS
UNITS
UNITS
kA
kA
V/µs
A/µs
mΩ
mA
mA
°C
µs
A
A
V
V
2
2
√s
s