IS42S16400D-7TLI ISSI, Integrated Silicon Solution Inc, IS42S16400D-7TLI Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/3/347/issi__integrated_silicon_solution_inc_sml.jpg)
IS42S16400D-7TLI
Manufacturer Part Number
IS42S16400D-7TLI
Description
IC SDRAM 64MBIT 143MHZ 54TSOP
Manufacturer
ISSI, Integrated Silicon Solution Inc
Type
SDRAMr
Datasheet
1.IS42S16400D-7TL.pdf
(57 pages)
Specifications of IS42S16400D-7TLI
Format - Memory
RAM
Memory Type
SDRAM
Memory Size
64M (4M x 16)
Speed
143MHz
Interface
Parallel
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
54-TSOP II
Organization
4Mx16
Density
64Mb
Address Bus
14b
Access Time (max)
6/5.4ns
Maximum Clock Rate
143MHz
Operating Supply Voltage (typ)
3.3V
Package Type
TSOP-II
Operating Temp Range
-40C to 85C
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Supply Current
110mA
Pin Count
54
Mounting
Surface Mount
Operating Temperature Classification
Industrial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS42S16400D-7TLI
Manufacturer:
ISSI
Quantity:
20 000
IS42S16400D
TRUTH TABLE – CKE
NOTES:
1. CKEn is the logic state of CKE at clock edge n ; CKEn-1 was the state of CKE at the previous clock edge.
2. Current state is the state of the SDRAM immediately prior to clock edge n .
3. COMMANDn is the command registered at clock edge n , and ACTONn is a result of COMMANDn.
4. All states and sequences not shown are illegal or reserved.
5. Exiting power-down at clock edge n will put the device in the all banks idle state in time for clock edge n+1 (provided that t
6. Exiting self refresh at clock edge n will put the device in all banks idle state once t
7. After exiting clock suspend at clock edge n , the device will resume operation and recognize the next command at clock edge n+1 .
TRUTH TABLE – CURRENT STATE BANK n, COMMAND TO BANK n
8
CURRENT STATE
Power-Down
Self Refresh
Clock Suspend
Power-Down
Self Refresh
Clock Suspend
All Banks Idle
All Banks Idle
Reading or Writing
should be issued on clock edges occurring during the t
CURRENT STATE
Any
Idle
Row Active
Read
(Auto
Precharge
Disabled)
Write
(Auto
Precharge
Disabled)
(6)
(5)
(7)
COMMAND (ACTION)
COMMAND INHIBIT (NOP/Continue previous operation)
NO OPERATION (NOP/Continue previous operation)
ACTIVE (Select and activate row)
LOAD MODE REGISTER
PRECHARGE
READ (Select column and start READ burst)
WRITE (Select column and start WRITE burst)
PRECHARGE (Deactivate row in bank or banks)
READ (Select column and start new READ burst)
WRITE (Select column and start WRITE burst)
PRECHARGE (Truncate READ burst, start PRECHARGE)
BURST TERMINATE
READ (Select column and start READ burst)
WRITE (Select column and start new WRITE burst)
PRECHARGE (Truncate WRITE burst, start PRECHARGE)
BURST TERMINATE
AUTO REFRESH
COMMANDn
X
X
X
COMMAND INHIBIT or NOP
COMMAND INHIBIT or NOP
X
COMMAND INHIBIT or NOP
AUTO REFRESH
VALID
See TRUTH TABLE – CURRENT STATE BANK n, COMMAND TO BANK n
(1-4)
(11)
(7)
(9)
(9)
(7)
XSR
period. A minimum of two NOP commands must be sent during t
Integrated Silicon Solution, Inc. — www.issi.com
ACTIONn
Maintain Power-Down
Maintain Self Refresh
Maintain Clock Suspend
Exit Power-Down
Exit Self Refresh
Exit Clock Suspend
Power-Down Entry
Self Refresh Entry
Clock Suspend Entry
(10)
(10)
(10)
(10)
(8)
XSR
(10)
(10)
is met. COMMAND INHIBIT or NOP commands
(8)
(8)
(1-6)
CS RAS CAS WE
CKEn-1
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
H
H
H
L
L
L
L
L
L
X
H
H
H
H
H
H
H
H
H
L
L
L
L
L
L
L
CKS
H
H
H
H
H
H
H
H
X
L
L
L
L
L
L
L
L
CKEn
XSR
is met).
H
H
H
H
L
L
L
L
L
L
period.
11/21/07
Rev. E
X
H
H
H
H
H
H
L
L
L
L
L
L
L
L
L
L