IS61LV12824-10BL ISSI, Integrated Silicon Solution Inc, IS61LV12824-10BL Datasheet
![no-image](/images/manufacturer_photos/0/3/347/issi__integrated_silicon_solution_inc_sml.jpg)
IS61LV12824-10BL
Specifications of IS61LV12824-10BL
Available stocks
Related parts for IS61LV12824-10BL
IS61LV12824-10BL Summary of contents
Page 1
... Easy memory expansion is provided by using Chip Enable and Output Enable inputs, CE1, CE2, CE2 and OE. The active LOW Write Enable (WE) controls both writing and reading of the memory. The IS61LV12824 is packaged in the JEDEC standard 119-pin PBGA and 100-pin TQFP. DECODER MEMORY ARRAY ...
Page 2
... IS61LV12824 PIN CONFIGURATION - 119-pin PBGA A11 A14 A15 CE1 B NC A12 A13 C I/O16 NC CE2 NC D I/O17 V GND GND CCQ E I/O18 GND V GND CC F I/O19 V GND GND CCQ G I/O20 GND V GND CC H I/O21 V GND GND CCQ J V GND V GND CCQ CC K I/O22 ...
Page 3
... IS61LV12824 PIN CONFIGURATION 100-Pin TQFP 100 Vcc GND 3 4 I/O16 5 I/O17 6 GND Vcc I/O18 9 I/O19 10 GND 11 Vcc Q 12 I/O20 13 I/O21 14 Vcc GND 18 I/O22 19 I/O23 20 Vcc Q 21 GND 22 I/O12 23 I/O13 24 Vcc Q 25 GND 26 I/O14 27 I/O15 28 Vcc 29 GND PIN DESCRIPTIONS A0-A16 Address Inputs ...
Page 4
... IS61LV12824 TRUTH TABLE Mode Not Selected Output Disabled H Read H Write L ABSOLUTE MAXIMUM RATINGS Symbol Parameter V Power Supply Voltage Relative to GND CC V Terminal Voltage with Respect to GND TERM T Storage Temperature STG T Temperature Under Bias: BIAS P Power Dissipation Output Current OUT Note: 1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device ...
Page 5
... IS61LV12824 POWER SUPPLY CHARACTERISTICS Symbol Parameter Test Conditions I Vcc Dynamic Operating Supply Current I OUT I TTL Standby Current (TTL Inputs CE1, CE2 CMOS Standby CE1, CE2 Current (CMOS Inputs) CE2 0.2V Note address and data inputs are cycling at the maximum frequency means no input lines change. ...
Page 6
... IS61LV12824 READ CYCLE SWITCHING CHARACTERISTICS Symbol Parameter t Read Cycle Time RC t Address Access Time AA t Output Hold Time OHA CE1, CE2 Access Time t ACE t CE2 Access Time 2 ACE OE Access Time t DOE OE to High-Z Output t (2) HZOE OE to Low-Z Output t (2) LZOE ...
Page 7
... IS61LV12824 AC WAVEFORMS (1,2) (Address Controlled) (CE1 = CE2 = READ CYCLE NO. 1 ADDRESS D OUT PREVIOUS DATA VALID (1,3) READ CYCLE NO. 2 ADDRESS OE CS1 CS2 t LZCS1 t LZCS2 HIGH-Z D OUT Notes HIGH for a Read Cycle. 2. The device is continuously selected. OE, CE1, CE2 = V 3. Address is valid prior to or coincident with CE1, CE2 LOW and CE2 HIGH transition. ...
Page 8
... IS61LV12824 WRITE CYCLE SWITCHING CHARACTERISTICS Symbol Parameter t Write Cycle Time WC CE1, CE2 to Write End t SCE t CE2 to Write End 2 SCE t Address Setup Time AW to Write End t Address Hold from Write End HA t Address Setup Time SA WE Pulse Width (OE = HIGH PWE WE Pulse Width (OE = LOW) ...
Page 9
... IS61LV12824 (CE Controlled HIGH or LOW) WRITE CYCLE NO. 1 ADDRESS t SA CE1 CE2 WE D DATA UNDEFINED OUT D IN (1) (WE Controlled HIGH during Write Cycle) WRITE CYCLE NO. 2 ADDRESS OE CE1 LOW HIGH CE2 DATA UNDEFINED OUT D IN Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. D ...
Page 10
... IS61LV12824 WRITE CYCLE NO. 3 (1) (WE Controlled: OE ADDRESS OE LOW CE1 LOW HIGH CE2 DATA UNDEFINED OUT D IN Note: 1. The internal Write time is defined by the overlap of CE1 and CE2 = LOW, CE2 = HIGH and WE = LOW. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The Data Input Setup and Hold timing is referenced to the rising or falling edge of the signal that terminates the Write ...
Page 11
... IS61LV12824 ORDERING INFORMATION Commercial Range: 0°C to +70°C Speed (ns) Order Part No. 8 IS61LV12824-8B IS61LV12824-8BL IS61LV12824-8TQ 10 IS61LV12824-10B IS61LV12824-10BL IS61LV12824-10TQ Industrial Range: –40°C to +85°C Speed (ns) Order Part No. 8 IS61LV12824-8BI 10 IS61LV12824-10BI IS61LV12824-10TQI IS61LV12824-10TQLI Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. D 06/22/05 Package ...
Page 12
PACKAGING INFORMATION Plastic Ball Grid Array Package Code: B (119-pin MILLIMETERS Sym. Min. Max. N0. Leads 119 A — 2.41 A1 0.50 0.70 A2 0.80 1.00 A3 1.30 1.70 A4 0.56 BSC b 0.60 0.90 D 21.80 ...
Page 13
PACKAGING INFORMATION TQFP (Thin Quad Flat Pack Package) Package Code Thin Quad Flat Pack (TQ) Millimeters Inches Symbol Min Max Min Ref. Std. No. Leads (N) 100 A — 1.60 — A1 0.05 0.15 ...