IS61NLP12836B-200TQI ISSI, Integrated Silicon Solution Inc, IS61NLP12836B-200TQI Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/3/347/issi__integrated_silicon_solution_inc_sml.jpg)
IS61NLP12836B-200TQI
Manufacturer Part Number
IS61NLP12836B-200TQI
Description
IC SRAM 4MBIT 200MHZ 100TQFP
Manufacturer
ISSI, Integrated Silicon Solution Inc
Datasheet
1.IS61NLP12836B-200TQLI.pdf
(29 pages)
Specifications of IS61NLP12836B-200TQI
Format - Memory
RAM
Memory Type
SRAM - Synchronous
Memory Size
4M (128K x 36)
Speed
200MHz
Interface
Parallel
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TQFP, 100-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IS61NLP12836B-200TQI
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
Company:
Part Number:
IS61NLP12836B-200TQI-TR
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
PIN CONFIGURATION
100-Pin TQFP
PIN DESCRIPTIONS
IS61NLP12832B
IS61NLP12836B/IS61NVP12836B
IS61NLP25618A/IS61NVP25618A
Integrated Silicon Solution, Inc. — www.issi.com
Rev. D
09/10/07
A0, A1
A
CLK
ADV
BWa-BWd
WE
CKE
Vss
NC
DQPb
V
V
V
V
DQb
DQb
DQb
DQb
DQb
DQb
DQb
DQb
DDQ
DDQ
V
DDQ
DDQ
Vss
Vss
Vss
Vss
Vss
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
Synchronous Address Inputs. These
pins must tied to the two LSBs of the
address bus.
Synchronous Address Inputs
Synchronous Clock
Synchronous Burst Address Advance
Synchronous Byte Write Enable
Write Enable
Clock Enable
Ground for Core
Not Connected
256K x 18
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
A
NC
NC
V
Vss
NC
DQPa
DQa
DQa
Vss
V
DQa
DQa
Vss
NC
V
ZZ
DQa
DQa
V
Vss
DQa
DQa
NC
NC
Vss
V
NC
NC
NC
DDQ
DDQ
DD
DDQ
DDQ
CE, CE2, CE2 Synchronous Chip Enable
OE
DQa-DQd
DQPa-DQPd
MODE
V
V
V
ZZ
dd
SS
ddq
Output Enable
Synchronous Data Input/Output
Parity Data I/O
Burst Sequence Selection
+3.3V/2.5V Power Supply
Ground for output Buffer
Isolated Output Buffer Supply: +3.3V/2.5V
Snooze Enable
9