IS42S16320B-7TL ISSI, Integrated Silicon Solution Inc, IS42S16320B-7TL Datasheet - Page 12

no-image

IS42S16320B-7TL

Manufacturer Part Number
IS42S16320B-7TL
Description
IC SDRAM 512MBIT 143MHZ 54TSOP
Manufacturer
ISSI, Integrated Silicon Solution Inc
Datasheet

Specifications of IS42S16320B-7TL

Format - Memory
RAM
Memory Type
SDRAM
Memory Size
512M (32Mx16)
Speed
143MHz
Interface
Parallel
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Package / Case
54-TSOP II
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS42S16320B-7TL
Manufacturer:
ISSI
Quantity:
766
Part Number:
IS42S16320B-7TL
Manufacturer:
Atmel
Quantity:
2 000
Part Number:
IS42S16320B-7TL
Manufacturer:
ISSI
Quantity:
8 000
Part Number:
IS42S16320B-7TL
Manufacturer:
ISSI
Quantity:
20 000
Company:
Part Number:
IS42S16320B-7TL
Quantity:
5
Company:
Part Number:
IS42S16320B-7TL
Quantity:
1 600
Part Number:
IS42S16320B-7TLI
Manufacturer:
ISSI
Quantity:
5 530
Part Number:
IS42S16320B-7TLI
Manufacturer:
ISSI
Quantity:
1 000
IS42S86400B, IS42/45S16320B
FUNCTIONAL TRUTH TABLE Continued:
Current State
Write Recovering
Write Recovering
with Auto
Precharge
Refresh
Mode Register
Accessing
Note: H=V
12
Notes:
1. All entries assume that CKE is active (CKEn-1=CKEn=H).
2. If both banks are idle, and CKE is inactive (Low), the device will enter Power Down mode. All input buffers except CKE will be
3. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of
4. If both banks are idle, and CKE is inactive (Low), the device will enter Self-Refresh mode. All input buffers except CKE will be
5. Illegal if tRCD is not satisfied.
6. Illegal if tRAS is not satisfied.
7. Must satisfy burst interrupt condition.
8. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
9. Must mask preceding data which don’t satisfy tDPL.
10. Illegal if tRRD is not satisfied.
11. Illegal for single bank, but legal for other banks.
disabled.
that bank.
disabled.
ih
, L=V
il
x= V
CS RAS CAS WE
H
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
H
L
L
L
L
ih
or V
×
H
H
H
H
L
L
L
L
×
H
H
H
H
L
L
L
L
×
H
H
H
L
L
L
L
×
H
H
H
L
il
, V = Valid Data, BA= Bank Address, CA+Column Address, RA=Row Address, OC= Op-Code
×
H
H
L
L
H
H
L
L
×
H
H
L
L
H
H
L
L
×
H
L
L
H
H
L
L
×
H
H
L
×
×
H
L
H
L
H
L
H
L
×
H
L
H
L
H
L
H
L
×
×
H
L
H
L
H
L
×
H
L
×
×
Address
×
×
×
BA, CA, A10
BA, CA, A10
BA, RA
BA, A10
×
OC, BA
×
×
×
BA, CA, A10
BA, CA, A10
BA, RA
BA, A10
×
OC, BA
×
×
BA, CA, A10
BA, CA, A10
BA, RA
BA, A10
×
OC, BA
×
×
×
BA, CA, A10
BA, RA
Integrated Silicon Solution, Inc. — www.issi.com
Command
DESL
NOP
BST
READ/READA
WRIT/ WRITA
ACT
PRE/PALL
REF/SELF
MRS
DESL
NOP
BST
READ/READA
WRIT/WRITA
ACT
PRE/PALL
REF/SELF
MRS
DESL
NOP/BST
READ/READA
WRIT/WRITA
ACT
PRE/PALL
REF/SELF
MRS
DESL
NOP
BST
READ/WRITE
ACT/PRE/PALL ILLEGAL
REF/MRS
Action
Nop, Enter row active after tDPL
Nop, Enter row active after tDPL
Nop, Enter row active after tDPL
Begin read
Begin new write
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
Nop, Enter precharge after tDPL
Nop, Enter precharge after tDPL
Nop, Enter row active after tDPL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
Nop, Enter idle after tRC
Nop, Enter idle after tRC
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
Nop, Enter idle after 2 clocks
Nop, Enter idle after 2 clocks
ILLEGAL
ILLEGAL
(3,8,11)
(3)
(3)
(3,11)
(3,11)
(3,11)
(8)
04/08/2011
Rev. G

Related parts for IS42S16320B-7TL