CY7C008-15AXC Cypress Semiconductor Corp, CY7C008-15AXC Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY7C008-15AXC
Manufacturer Part Number
CY7C008-15AXC
Description
IC SRAM 512KBIT 15NS 100LQFP
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.CY7C009-15AXC.pdf
(19 pages)
Specifications of CY7C008-15AXC
Format - Memory
RAM
Memory Type
SRAM - Dual Port, Asynchronous
Memory Size
512K (64K x 8)
Speed
15ns
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C008-15AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Document #: 38-06041 Rev. *D
Switching Characteristics
Data Retention Mode
The CY7C008/009 and CY7C018/019 are designed with
battery backup in mind. Data retention voltage and supply
current are guaranteed over temperature. The following rules
ensure data retention:
Notes:
19. Test conditions used are Load 1.
20. t
21. CE = V
t
t
t
t
t
t
t
t
t
t
t
t
t
t
1. Chip Enable (CE) must be held HIGH during data retention,
2. CE must be kept between V
3. The RAM can begin operation >t
BLA
BHA
BLC
BHC
PS
WB
WH
BDD
INS
INR
SOP
SWRD
SPS
SAA
BUSY TIMING
INTERRUPT TIMING
SEMAPHORE TIMING
within V
during the power-up and power-down transitions.
minimum operating voltage (4.5 volts).
Parameter
BDD
[20]
is a calculated parameter and is the greater of t
CC
, V
CC
in
to V
= GND to V
[19]
BUSY LOW from Address Match
BUSY HIGH from Address Mismatch
BUSY LOW from CE LOW
BUSY HIGH from CE HIGH
Port Set-Up for Priority
R/W HIGH after BUSY (Slave)
R/W HIGH after BUSY HIGH (Slave)
BUSY HIGH to Data Valid
INT Set Time
INT Reset Time
SEM Flag Update Pulse (OE or SEM)
SEM Flag Write to Read Time
SEM Flag Contention Window
SEM Address Access Time
CC
– 0.2V.
[19]
CC
, T
A
= 25°C. This parameter is guaranteed but not tested.
CC
Description
– 0.2V and 70% of V
Over the Operating Range
RC
after V
WDD
CC
–t
PWE
reaches the
(actual) or t
CC
[13]
DDD
Min.
–t
11
10
(continued)
5
0
5
5
SD
Timing
V
CE
ICC
CC
-12
(actual).
Parameter
DR1
[1]
Max.
12
12
12
12
12
12
12
12
CY7C008/009
CY7C018/019
Min.
13
10
5
0
5
5
4.5V
@ VCC
Data Retention Mode
Test Conditions
V
-15
CC
V
Max.
to V
CC
15
15
15
15
15
15
15
15
DR
> 2.0V
CC
= 2V
– 0.2V
Min.
15
10
5
0
5
5
CY7C008/009
CY7C018/019
[21]
4.5V
-20
Max.
Max.
20
20
20
17
20
20
20
20
1.5
Page 8 of 19
V
t
IH
RC
Unit
Unit
mA
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns