M25P10-AVMN6T STMicroelectronics, M25P10-AVMN6T Datasheet - Page 13
![IC FLASH 1MBIT 40MHZ 8SOIC](/photos/1/38/13851/497-8-soic_sml.jpg)
M25P10-AVMN6T
Manufacturer Part Number
M25P10-AVMN6T
Description
IC FLASH 1MBIT 40MHZ 8SOIC
Manufacturer
STMicroelectronics
Datasheet
1.M25P10-AVMP6T.pdf
(51 pages)
Specifications of M25P10-AVMN6T
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
1M (128K x 8)
Speed
50MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
497-1622-2
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M25P10-AVMN6T
Manufacturer:
NVIDIA
Quantity:
12
Part Number:
M25P10-AVMN6T
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
M25P10-AVMN6TP
Manufacturer:
MICRON
Quantity:
11 200
Company:
Part Number:
M25P10-AVMN6TP
Manufacturer:
Numonyx
Quantity:
47 500
Company:
Part Number:
M25P10-AVMN6TP
Manufacturer:
ST
Quantity:
144
Company:
Part Number:
M25P10-AVMN6TP
Manufacturer:
MICRON85
Quantity:
4 940
Part Number:
M25P10-AVMN6TP
Manufacturer:
ST
Quantity:
20 000
M25P10-A
4.7
Table 2.
1. The device is ready to accept a Bulk Erase instruction if, and only if, both Block Protect (BP1, BP0) bits are
Hold condition
The Hold (HOLD) signal is used to pause any serial communications with the device without
resetting the clocking sequence. However, taking this signal Low does not terminate any
Write Status Register, Program or Erase cycle that is currently in progress.
To enter the Hold condition, the device must be selected, with Chip Select (S) Low.
The Hold condition starts on the falling edge of the Hold (HOLD) signal, provided that this
coincides with Serial Clock (C) being Low (as shown in
The Hold condition ends on the rising edge of the Hold (HOLD) signal, provided that this
coincides with Serial Clock (C) being Low.
If the falling edge does not coincide with Serial Clock (C) being Low, the Hold condition
starts after Serial Clock (C) next goes Low. Similarly, if the rising edge does not coincide
with Serial Clock (C) being Low, the Hold condition ends after Serial Clock (C) next goes
Low. (This is shown in
During the Hold condition, the Serial Data output (Q) is high impedance, and Serial Data
input (D) and Serial Clock (C) are Don’t care.
Normally, the device is kept selected, with Chip Select (S) driven Low, for the whole duration
of the Hold condition. This is to ensure that the state of the internal logic remains unchanged
from the moment of entering the Hold condition.
If Chip Select (S) goes High while the device is in the Hold condition, this has the effect of
resetting the internal logic of the device. To restart communication with the device, it is
necessary to drive Hold (HOLD) High, and then to drive Chip Select (S) Low. This prevents
the device from going back to the Hold condition.
BP1
bit
0.
0
0
1
1
Register
content
Status
BP0
bit
0
1
0
1
Protected area sizes
none
Upper quarter (sector 3)
Upper half (two sectors: 2 and 3)
All sectors (four sectors: 0, 1, 2 and 3) none
Figure
Protected area
5).
Memory content
All sectors
Lower three-quarters (three sectors: 0 to 2)
Lower half (sectors 0 and 1)
Figure
(1)
5).
Unprotected area
(four sectors: 0, 1, 2 and 3)
Operating features
13/51