PSD4235G2V-12UI STMicroelectronics, PSD4235G2V-12UI Datasheet - Page 31

no-image

PSD4235G2V-12UI

Manufacturer Part Number
PSD4235G2V-12UI
Description
IC FLASH 4MBIT 120NS 80TQFP
Manufacturer
STMicroelectronics
Datasheet

Specifications of PSD4235G2V-12UI

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
4M (512K x 8)
Speed
120ns
Interface
Parallel
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
80-TQFP, 80-VQFP
Number Of Macrocells
24
Maximum Operating Frequency
25.6 MHz
Delay Time
90 ns
Operating Supply Voltage
3 V to 3.6 V
Maximum Operating Temperature
85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-1970

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PSD4235G2V-12UI
Manufacturer:
STMicroelectronics
Quantity:
10 000
PSD4235G2
6.12
6.13
6.14
6.15
Flash Boot Protection register
Table 20.
Sec<i>_Prot:
Security_Bit:
JTAG Enable register
Table 21.
JTAGEnable:
Page register
This register configures the page input to PLD.
Default value is PGR7-PGR0=0.
Table 22.
PMMR0 register
The bits of this register are cleared to zero following Power-up. Subsequent Reset (RESET)
pulses do not clear the registers.
Table 23.
Bit 7
Security_
Bit
Bit 7
not used
Bit 7
PGR 7
Bit 7
not used
(set to ’0’)
1: Secondary Flash memory Sector <i> is write protected.
0: Secondary Flash memory Sector <i> is not write protected.
0: Security bit in device has not been set.
1: Security bit in device has been set.
1: JTAG Port is enabled.
0: JTAG Port is disabled.
Bit 6
not used
(set to ’0’)
Bit 6
not used
Bit 6
not used
Bit 6
PGR 6
Flash Boot Protection register
JTAG Enable register
Page register
PMMR0 register
Bit 5
not used
Bit 5
not used
Bit 5
PGR 5
Bit 5
PLD
MCells
CLK
Bit 4
Bit 4
not used
Bit 4
not used
Bit 4
PGR 4
PLD
Array CLK
Bit 3
PLD
Turbo
Bit 3
Sec3_Prot Sec2_Prot Sec1_Prot Sec0_Prot
Bit 3
not used
Bit 3
PGR 3
Bit 2
not used
(set to ’0’)
Bit 2
Bit 2
not used
Bit 2
PGR 2
Register bit definition
Bit 1
APD
Enable
Bit 1
Bit 1
not used
Bit 1
PGR 1
Bit 0
not used
(set to ’0’)
Bit 0
Bit 0
JTAG
Enable
Bit 0
PGR 0
31/129

Related parts for PSD4235G2V-12UI