TE28F800C3BD70 Intel, TE28F800C3BD70 Datasheet - Page 22
![no-image](/images/manufacturer_photos/0/3/336/intel_sml.jpg)
TE28F800C3BD70
Manufacturer Part Number
TE28F800C3BD70
Description
IC FLASH 8MBIT 70NS 48TSOP
Manufacturer
Intel
Datasheet
1.TE28F800C3BD70.pdf
(69 pages)
Specifications of TE28F800C3BD70
Format - Memory
FLASH
Memory Type
Advanced + Boot Block FLASH
Memory Size
8M (512K x 16)
Speed
70ns
Interface
Parallel
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
48-TSOP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
868489
查询"TE28F800C3TA70"供应商
Intel
4.2.2
4.3
22
£
Advanced+ Boot Block Flash Memory (C3)
The 12 V V
found in manufacturing processes; however, it is not intended for extended use. 12 V may be
applied to VPP during Program and Erase operations for a maximum of 1000 cycles on the main
blocks and 2500 cycles on the parameter blocks. VPP may be connected to 12 V for a total of 80
hours maximum. Stressing the device beyond these limits may cause permanent damage.
Suspending and Resuming Program
The Program Suspend command halts an in - progress program operation so that data can be read
from other locations of memory. Once the programming process starts, issuing the Program
Suspend command to the CUI requests that the WSM suspend the program sequence at
predetermined points in the program algorithm. The device continues to output status-register data
after the Program Suspend command is issued. Polling status-register bits SR[7] and SR[2] will
determine when the program operation has been suspended (both will be set to “1”). t
t
A Read-Array command can now be issued to the CUI to read data from blocks other than that
which is suspended. The only other valid commands while program is suspended are Read Status
Register, Read Identifier, CFI Query, and Program Resume.
After the Program Resume command is issued to the flash memory, the WSM will continue with
the programming process and status register bits SR[2] and SR[7] will automatically be cleared.
The device automatically outputs status register data when read (see
/ Resume Flowchart” on page
at the same V
V
Erase Mode
To erase a block, issue the Erase Set - up and Erase Confirm commands to the CUI, along with an
address identifying the block to be erased. This address is latched internally when the Erase
Confirm command is issued. Block erasure results in all bits within the block being set to “1.” Only
one block can be erased at a time. The WSM will execute a sequence of internally timed events to
program all bits within the block to “0,” erase all bits within the block to “1,” then verify that all
bits within the block are sufficiently erased. While the erase executes, status bit 7 is a “0.”
When the status register indicates that erasure is complete, check the erase-status bit to verify that
the Erase operation was successful. If the Erase operation was unsuccessful, SR[5] of the status
register will be set to a “1,” indicating an erase failure. If V
the Erase Confirm command was issued, the WSM will not execute the erase sequence; instead,
SR[5] of the status register is set to indicate an erase error, and SR[3] is set to a “1” to identify that
V
After an Erase operation, clear the status register (0x50) before attempting the next operation. Any
CUI instruction can follow after erasure is completed; however, to prevent inadvertent status-
register reads, it is advisable to place the flash in read-array mode after the erase is complete.
EHRH1
IH
PP
.
supply voltage was not within acceptable limits.
specify the program-suspend latency.
PP
PP
mode enhances programming performance during the short period of time typically
level used for program while in program-suspend mode. RP# must also remain at
53) after the Program Resume command is issued. V
PP
was not within acceptable limits after
Figure 14, “Program Suspend
PP
WHRH1
must remain
Datasheet
/