X3101V28 Intersil, X3101V28 Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/3/341/intersil_sml.jpg)
X3101V28
Manufacturer Part Number
X3101V28
Description
IC PROTECT/MONITOR 3CELL 28TSSOP
Manufacturer
Intersil
Datasheet
1.X3100V28.pdf
(41 pages)
Specifications of X3101V28
Function
Battery Monitor
Battery Type
Lithium-Ion (Li-Ion)
Voltage - Supply
6 V ~ 24 V
Operating Temperature
-20°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
28-TSSOP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Figure 2. Writing to Configuration Register
CONTROL REGISTER
The Control Register is realized as two bytes of vola-
tile RAM (Table 10, Table 11). This register is written
using the WCNTR instruction, see Table 30 and section
“X3100/X3101 SPI Serial Communication” on page 23.
Table 10. Control Register—Upper Byte
Table 11. Control Register—Lower Byte
CBC4
15
SLP
7
Configuration Register
(SRAM = old value)
Power-down-
EEPROM to SRAM
Data Recalled
from Shadow
CBC3
WCFIG (New Value)
power-on
14
0
6
Data Recalled
from Shadow
EEPROM to SRAM
NO
CBC2
13
5
0
Configuration Register
Configuration Register
(Sram = New Value)
(SRAM = Old Value)
CBC1
(New Value)
12
Power-up
in Shadow
EEPROM
4
x
Data Recalled
from Shadow
EEPROM to SRAM
Store
11
UVPC
11
3
x
EEWRITE
Configuration Register
(SRAM = New Value)
WREN
OVPC
4kbit EEPROM
10
Power-down
2
x
YES
Power-up
Write to
Enable
Write
CSG1
9
1
x
CSG0
X3100, X3101
0
x
8
Since the control register is volatile, data will be lost
following a power-down and power-up sequence.
The default value of the control register on initial
power-up or when exiting the SLEEP MODE is 00h
(for both upper and lower bytes respectively). The
functions that can be manipulated by the Control
Register are shown in Table 12.
Table 12. Control Register Functionality
Sleep Control (SLP)
Setting the SLP bit to ‘1’ forces the X3100 or X3101
into the sleep mode, if V
Mode” on page 16.
Table 13. Sleep Mode Selection
Bit(s) Name
Control Register Bits
0-4
5,6
8,9
10
11
12
13
14
15
7
CSG1,
OVPC OVP control: switch pin OVP = V
CSG0
UVPC UVP control: switch pin UVP = V
CBC1
CBC2
CBC3
CBC4
SLP
0, 0
SLP
–
0
1
(don’t care)
Reserved—write 0 to these locations.
Select sleep mode.
Select current sense voltage gain
CB1 control: switch pin CB1 = V
CB2 control: switch pin CB2 = V
CB3 control: switch pin CB3 = V
CB4 control: switch pin CB4 = V
CC
Normal operation mode
Device enters Sleep mode
< V
SLP
Function
. See section “Sleep
Operation
January 3, 2008
CC
CC
CC
CC
CC
CC
FN8110.1
/V
/V
/V
/V
/V
/V
SS
SS
SS
SS
SS
SS