ICL7126CPL Intersil, ICL7126CPL Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/3/341/intersil_sml.jpg)
ICL7126CPL
Manufacturer Part Number
ICL7126CPL
Description
IC ADC 3.5 DIGIT LCD LP 40-DIP
Manufacturer
Intersil
Datasheet
1.ICL7126CPLZ.pdf
(15 pages)
Specifications of ICL7126CPL
Display Type
LCD
Configuration
7 Segment
Digits Or Characters
A/D 3.5 Digits
Current - Supply
70µA
Operating Temperature
0°C ~ 70°C
Mounting Type
Through Hole
Package / Case
40-DIP (0.600", 15.24mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Voltage - Supply
-
Interface
-
Other names
ICL7126CPLIS
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ICL7126CPLZ
Manufacturer:
MITSUBISHI
Quantity:
6 700
Company:
Part Number:
ICL7126CPLZ
Manufacturer:
INTERSIL
Quantity:
5 927
Part Number:
ICL7126CPLZ
Manufacturer:
INTERSIL
Quantity:
20 000
Design Information Summary Sheet
• OSCILLATOR FREQUENCY
• OSCILLATOR PERIOD
• INTEGRATION CLOCK FREQUENCY
• INTEGRATION PERIOD
• 60/50Hz REJECTION CRITERION
• OPTIMUM INTEGRATION CURRENT
• FULL-SCALE ANALOG INPUT VOLTAGE
• INTEGRATE RESISTOR
• INTEGRATE CAPACITOR
• INTEGRATOR OUTPUT VOLTAGE SWING
• V
Typical Integrator Amplifier Output Waveform (INT Pin)
f
C
f
t
f
t
t
I
V
R
(V- + 0.5V) < V
C
OSC
OSC
OSC
CLOCK
INT
INT
INT
V
lNFS
INT
INT
OSC
INT
INT
/t
= 1000 x (4/f
= 4µA
MAXIMUM SWING:
60Hz
= 0.45/RC
(Typ) = 48kHz
= RC/0.45
=
=
=
> 50pF; R
(Typ) = 200mV or 2V
V
---------------- -
= f
(
------------------------------- -
(
------------------------------- -
I
t
INFS
t
INT
INT
INT
OSC
or t
V
C
) I
INT
INT
) I
(
(
lNT
INT
INT
/4
INT
OSC
OSC
/t
)
)
< (V+ - 0.5V), V
50Hz
AUTO ZERO PHASE
> 50kΩ
)
= Integer
2999 - 1000
(COUNTS)
5
INT
TOTAL CONVERSION TIME = 4000 x t
(Typ) = 2V
SIGNAL INTEGRATE
1000 COUNTS
PHASE FIXED
ICL7126
• DISPLAY COUNT
• CONVERSION CYCLE
• COMMON MODE INPUT VOLTAGE
• AUTO-ZERO CAPACITOR
• REFERENCE CAPACITOR
• V
• V
• ICL7126 POWER SUPPLY: SINGLE 9V
• ICL7126 DISPLAY: LCD
CLOCK
t
t
when f
(V- + 1V) < V
0.01µF < C
0.1µF < C
Biased between V+ and V-
Regulation lost when V+ to V- < ≅6.8V;
If V
the V
V+ - V- = 9V
Digital supply is generated internally
V
Type: Direct drive with digital logic supply amplitude
COUNT
CYC
CYC
COM
COM
TEST
COM
COM
= 16,000 x t
= t
= t
DE-INTEGRATE PHASE
OSC
≅ V+ - 2.8V
≅ V+ - 4.5V
CL0CK
OSC
0 - 1999 COUNTS
=
is externally pulled down to (V + to V -)/2,
REF
1000
circuit will turn off
AZ
= 48KHz; t
lN
x 16,000
< 1µF
< 1µF
OSC
x 4000
< (V+ - 0.5V)
×
-------------- -
V
V
REF
IN
CYC
= 333ms
FN3084.5