CS5467-ISZ Cirrus Logic Inc, CS5467-ISZ Datasheet
CS5467-ISZ
Specifications of CS5467-ISZ
Available stocks
Related parts for CS5467-ISZ
CS5467-ISZ Summary of contents
Page 1
... Voltage VREFOUT Reference AGND http://www.cirrus.com Description The CS5467 is a watt-hour meter on a chip. It measures line voltage and current and calcu- lates active, reactive, apparent power, energy, power factor, and RMS voltage and current. An internal RMS voltage reference can be used if voltage tampering. Four ∆ ...
Page 2
... RMS Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 4.8 Power and Energy Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.9 Peak Voltage and Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 4.10 Power Offset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 5. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.1 Analog Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.1.1 Voltage1 & Voltage2 Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.1.2 Current1 & Current2 Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.1.3 Power Fail Monitor Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 2 CS5467 TABLE OF CONTENTS DS714F1 ...
Page 3
... Digital Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.2.1 Reset Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.2.2 CPU Clock Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.2.3 Interrupt Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.2.4 Energy Pulse Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.2.5 Serial Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6. Setting Up the CS5467 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 6.1 Clock Divider . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 6.2 CPU Clock Inversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 6.3 Interrupt Pin Behavior . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 6.4 Current Input Gain Ranges . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 6.5 High-pass Filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 6 ...
Page 4
... Basic Application Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 12. Package Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 13. Ordering Information 14. Environmental, Manufacturing, & Handling Information . . . . . . . . . . . . . . . . . 45 15. Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 Figure 1. CS5467 Read and Write Timing Diagrams ................................................................. 12 Figure 2. Timing Diagram for E1 Figure 3. Signal Flow for V1, I1, P1, Q1 Measurements ............................................................ 14 Figure 4. Signal Flow for V2, I2, P2, Q2 Measurements ............................................................ 14 Figure 5 ...
Page 5
... The CS5467 includes a three-wire serial host interface to an external microcontroller or serial E Signals include serial data input (SDI), serial data output (SDO), serial clock (SCLK), and optionally a chip select (CS), which allows the CS5467 to share the SDO signal with other devices. A MODE input is used 2 to control whether an E PROM will be used instead of a host microcontroller ...
Page 6
... VA+ — The positive analog supply. AGND — Analog ground. PFMON — Used to monitor the unregulated power supply via a resistive divider. If the PFMON voltage drops below its low limit, the low-supply detect (LSD) bit is set in the Status register. CS5467 Crystal In Serial Data Input Energy Output 2 ...
Page 7
... RMS Input Range 0.1% - 1.0% All Gain Ranges V RMS Input Range 5% - 100% CMRR (DC, 50, 60 Hz) (Gain = 10) IIN (Gain = 50) THD (Gain = 50) (50, 60 Hz) IC EII (Gain = 10 (Gain = 50 (Note 3) CS5467 Min Typ Max Unit 3.135 5.0 5.25 V 4.75 5 -40 - +85 °C Conditions. Min ...
Page 8
... Hz) sinewave is imposed onto the + supply voltage at VA+ and VD+ pins. The “+” and “-” input pins of both input channels are shorted to AGND. The CS5467 is then commanded to continuous conversion acquisition mode, and digital output data is collected for the channel under test. ...
Page 9
... VREFOUT temperature coefficient VREF 9. Specified at maximum recommended output of 1 µA, source or sink. DS714F1 Symbol VREFOUT TC (Note 8) VREF ∆V (Note 9) VREFIN ( ( ( (VREFOUT - VREFOUT ) MAX MIN VREFOUT T AVG A MAX CS5467 Min Typ Max +2.4 +2.5 +2 +2.4 +2.5 +2 100 - ( ( ( ...
Page 10
... V IH XIN SCLK and RESET V IL XIN SCLK and RESET V IL XIN SCLK and RESET out (VD = +5V) OL out I = -2.5 mA (VD = +3.3V) out I (Note 16 out CS5467 Conditions. Min Typ Max 2.5 4.096 -5.4 - +5.4 - DCLK DCLK/1024 - - 0 100 1.0 0.6 VD (VD+) – 0.5 ...
Page 11
... Symbol t rise Any Digital Output t fall Any Digital Output t XTAL = 4.096 MHz (Note 18) ost SCLK t Pulse Width High 1 Pulse Width Low Pulse Width Low 9 Pulse Width High CS5467 Conditions. Min Typ Max Unit - - 1.0 µ 1.0 µ MHz 200 - - ns 200 - - 100 ...
Page 12
... and Figure 1. CS5467 Read and Write Timing Diagrams SDI Write Timing (Not to Scale) H igh B yte and SDO Read Timing (Not to Scale PROM mode Sequence Timing (Not to Scale) CS5467 yte Low B yte and and DS714F1 ...
Page 13
... V All Analog Pins INA V All Digital Pins IND stg Min Typ Max 500 - - 244 - - 1 248 - - Min Typ Max -0.3 - +6.0 -0 ± 100 - - 500 D - 0.3 - (VA+) + 0.3 -0.3 - (VD+) + 0.3 - -65 - 150 CS5467 Unit µs µs µs µs µs Unit °C °C 13 ...
Page 14
... For a sample rate of 4000 Hz, the delay range is ±250 uS, a phase shift of ±4.5° and ±5.4° Hz. The step size would be 0.0352° and 0.0422° this sample rate OFF GAIN VHPF2 IHPF2 Control Register I2 I2 OFF GAIN CS5467 V2 V2Q DS714F1 ...
Page 15
... Cycle Count register. The low-rate interval is the sample interval multiplied and 4) re- 4.7 RMS Results The root mean square ( RMS in are performed on N instantaneous voltage and current samples, using the formula: CS5467 on page 20. The HPF filter multi- Figure 5) calculations N 1 – ∑ 2 ...
Page 16
... E isters which can be configured to drive energy pulse outputs. (See + × ÷2 E PULSE + × ÷2 S PULSE + × ÷2 Q PULSE PulseRate Figure 6. Two-channel Power Summation CS5467 – WB Active , generated by inte- Avg AvG , P2 ), apparent power ( AVG AVG , the two channels ...
Page 17
... OFF To use this feature, measure the average power at no load using either Single or Continuous Conversion com- mands. Take the measured result (from the register), invert (negate) the value and write it AVG to the associated power offset register, P1 CS5467 AVG ( P2 ). OFF OFF 17 ...
Page 18
... PIN DESCRIPTIONS 5.1 Analog Pins The CS5467 has four differential inputs: VIN1 ±, VIN2 ±, IIN1 ± , and IIN2 ± are the voltage1, voltage2, current1, and current2 inputs, respectively. A single-ended power fail monitor input, voltage reference input, and voltage reference output are also available. ...
Page 19
... E PROMs. SDI is the serial data input to the CS5467. SDO is the serial data output from the CS5467. It’s out- put drivers are disabled whenever CS is de-asserted, al- lowing other devices to drive the SDO line the chip select input for the serial bus. A high logic level de-asserts it, tri-stating the SDO pin and clearing the serial interface ...
Page 20
... SETTING UP THE CS5467 6.1 Clock Divider The internal clock to the CS5467 needs to operate around 4 MHz. However, by using the internal clock di- vider, a higher crystal frequency can be used. This is im- portant when driving an external microcontroller requiring a faster clock and using the CPUCLK output. ...
Page 21
... LEVEL ( I2Fault LEVEL MIN and Q PULSE PULSE register value. MIN ) in Figure 2, is set by the value pw = PulseWidth value. PULSE PULSE ( V2Sag ) and I1Fault DUR DUR ) registers. Setting any of these to zero (de- ( V2Sag ) and LEVEL ) registers. CS5467 ) is used to registers if regis- PULSE DUR I1Fault LEVEL 21 ...
Page 22
... For 60 Hz line frequency 60/4000 (0.015). Other output word rates (OWR) can be used. Epsilon can also be calculated automatically by the CS5467 by setting the AFC bit in the Mode Control ( Modes ) register. The Frequency Update bit (FUP) in the Status register is set every time the Epsilon register has been automatically updated ...
Page 23
... The DRDY bit in the Status register indi- cates when the initialization program has completed. 7.2 Power-down States The CS5467 has two power-down states, stand-by and sleep. In the stand-by state, all circuitry except the volt- age reference and crystal oscillator is powered off. In sleep state, all circuitry except the instruction decoder is powered off ...
Page 24
... Read and Write commands access one of 32 registers within a specified page. The Register Page Select reg- ister’s ( Page ) default value access registers in another page, write the desired page number to the Page register. The Page register is always at address 31 and is accessible from within any page. CS5467 DS714F1 ...
Page 25
... S0 0 The CS5467 has two power-down states, stand-by and sleep. In stand-by, all circuitry except the voltage ref- erence and clocks are turned off. In sleep mode, all circuitry except the command decoder is turned off. A Wake-up/Halt command restores full-power operation after stand-by and issues a hardware reset after sleep. ...
Page 26
... CAL5 CAL4 CAL3 CAL2 CAL1 CAL0 The CS5467 can perform gain and offset calibrations using either signals. Proper input levels must be applied to the current inputs and voltage input before performing calibrations. CAL[5:4 Offset Gain Offset Gain CAL[3:0] 0001 = Current for Channel 1 ...
Page 27
... Apparent Power Channel 1 Power Factor Channel 1 Peak Current Channel 2 PEAK Peak Voltage Channel 2 PEAK Apparent Power Channel 2 Power Factor Channel 2 Interrupt Mask Temperature Control Active Energy Pulse Output PULSE Apparent Energy Pulse Output PULSE Reactive Energy Pulse Output PULSE Register Page Select CS5467 27 ...
Page 28
... DUR V Sag Level Channel 1 LEVEL I Fault Duration Channel 1 DUR I Fault Level Channel 1 LEVEL V Sag Duration Channel 2 DUR V Sag Level Channel 2 LEVEL I Fault Duration Channel 2 DUR I Fault Level Channel 2 LEVEL Register Page Select Description Temperature Measurement MEAS Register Page Select CS5467 DS714F1 ...
Page 29
... Default = 0 Register Read and Write commands contain only 5 address bits. But the internal address bus of the CS5467 is 12 bits wide. Therefore, registers are organized into “Pages”. There are 128 pages of 32 registers each. The Page register provides the 7 high-order address bits and selects one of the 128 register pages. Not all pages are used, Page is a write-only integer containing 7 bits ...
Page 30
... Voltage ( RMS RMS ), RMS RMS - -18 ..... contain the root mean square (RMS) values and calcu- RMS - -17 ..... AVG ) AVG - -17 ..... averaged over every N samples. These are two's complement AVG CS5467 -18 -19 -20 -21 - -18 -19 -20 -21 - -19 -20 -21 -22 - -18 -19 -20 -21 - -18 -19 -20 -21 - DS714F1 LSB ...
Page 31
... PEAK PEAK - -17 ..... and RMS RMS - -17 ..... -10 ..... and T GAIN OFF ), PULSE PULSE - -17 ..... CS5467 , V2 ) PEAK -18 -19 -20 - are the instantaneous current and voltage -18 -19 -20 - and I2 ), These are two's complement RMS RMS -18 -19 -20 - -11 -12 -13 - C), with the binary point to the right of bit 16. registers ...
Page 32
... IC Invalid Command. Normally logic 1. Set to 0 when an invalid command is received. It may also indicate loss of serial command synchronization and the part may need to be re-ini- tialized CRDY I2ROR E1OR I1FAULT V1OD I1OD CS5467 V2ROR I1OR V1OR V1SAG I2FAULT V2SAG LSD FUP regis- ...
Page 33
... Saves power by disabling the CPUCLK output pin CPUCLK Enabled 1 = CPUCLK Disabled NOOSC Disables the crystal oscillator, making XIN a logic-level input Crystal Oscillator Enabled 1 = Crystal Oscillator Disabled DS714F1 PC5 PC4 PC3 I2gain - INTOD - 2 PROM command sequence (if used). 2 PROM Commands. CS5467 PC2 PC1 PC0 STOP NOCPU NOOSC - 33 ...
Page 34
... I2 ) and Voltage (V1 ACOFF ACOFF ), ACOFF ACOFF ACOFF - -17 ..... & are initialized to zero on reset. These are added ( & ) ACOFF ACOFF ACOFF , V2 ) OFF -18 -19 -20 - GAIN -17 -18 -19 - -18 -19 -20 - ACOFF ACOFF ) -18 -19 -20 - CS5467 LSB -22 - LSB -21 - LSB -22 - LSB -22 - DS714F1 ...
Page 35
... Enables automatic line frequency measurement which sets Epsilon every time a new line frequency measurement completes. Epsilon is used to control the gain of the 90 degree phase shift integrator used in quadrature power calculations. DS714F1 Address E3MODE1 RMS . , P2 AVG AVG , Q2 AVG AVG , CS5467 E2MODE1 E2MODE0 VHPF2 E3MODE0 POS AFC and negative value AVG AVG 35 ...
Page 36
... The value is signed, but has a range of 0 ≤ value < 1.0. The binary point is to the right of the MSB. 36 Address: 17 – -17 ..... Address: 14 – ..... Address: 15 – -17 ..... page 21 for more information ..... -17 ..... CS5467 -18 -19 -20 -21 - -18 -19 -20 -21 - -18 -19 -20 -21 - Section 4.8 Power and Energy Results DS714F1 LSB -23 2 LSB 0 2 LSB ...
Page 37
... Address -17 ..... page 22 for more information. ) – Address: 25 SETTLE ..... Address: 26 – MIN - -17 ..... register is less than Load PULSE ) Address 27 – RMS - -17 ..... CS5467 -12 -13 -14 -15 - -18 -19 -20 -21 - -18 -19 -20 -21 - register is less than Load PULSE Q , will be zeroed. MIN pulse -18 -19 -20 -21 -22 ...
Page 38
... System Time ( Time ) is measured in output word rate (OWR) samples. This is an unsigned integer in the range 16,777,215 samples. At OWR = 4.0 kHz, OWR will overflow every 1 hour, 9 minutes, and 54 seconds. Time can be used by the application to manage real-time events -16 ..... ..... CS5467 -17 -18 -19 -20 - DS714F1 LSB ...
Page 39
... LEVEL LEVEL - -17 ..... V2Sag ) and current fault level, I1Fault LEVEL ) Address: 26 – MEAS ..... register is used to cycle-steal voltage channel2 for temperature MEAS on page 22 for more information. CS5467 , I1Fault , I2Fault DUR DUR DUR ) DUR I2Fault ) determine DUR DUR , I1Fault , I2Fault LEVEL LEVEL LEVEL ) LEVEL -18 ...
Page 40
... Status register bits may be set as well. 9.1.1 Offset Calibration During offset calibrations, no line voltage or current should be applied to the meter. A zero-volt differential signal can also be applied to the voltage inputs VIN1 ± ( VIN2 ±) or current inputs IIN1 ± (IIN2 ±) of the CS5467. (see Figure 11.) In Modulator ...
Page 41
... Gain Calibration During gain calibration, a full-scale reference signal must be applied to the meter or optionally, scaled to the VIN1 ± ( VIN2 ±) , IIN1 ± (IIN2 ±) pins of the CS5467 reference must be used for DC gain calibration. Either reference can be used for RMS AC calibra- tions used, the associated high-pass filter (HPF) must be off ...
Page 42
... The CS5467 asserts CS (logic 0), clocks SCLK, and 2 sends Read commands to the E PROM on SDO. Command format is identical to microcontroller mode, except the CS5467 will not attempt to write to the EE- PROM device. The command sequence stops when the STOP bit in the Control register ( Ctrl ) is written by the command sequence. VD ...
Page 43
... BASIC APPLICATION CIRCUITS Figure 14 shows the CS5467 configured to measure power in a single-phase, 3-wire system while operating in a single-supply configuration. In this diagram, current 500 Ω ½ R Burden CT ½ R Burden ½ R Burden CT ½ R Burden LOAD LOAD Figure 14. Typical Connection Diagram (Single-phase, 3-wire – Direct Connect to Power Line) ...
Page 44
... JEDEC #: MO-150 Controlling Dimension is Millimeters 1 E1 ∝ END VIEW L MILLIMETERS NOM MAX -- -- 2.13 0.15 0.25 1.75 1.88 -- 0.38 10.20 10.50 7.80 8.20 5.30 5.60 0.65 0.75 0.90 1.03 4° 8° CS5467 NOTE 2 DS714F1 ...
Page 45
... ORDERING INFORMATION Model CS5467-IS CS5467-ISZ (lead free) 14. ENVIRONMENTAL, MANUFACTURING, & HANDLING INFORMATION Model Number CS5467-IS CS5467-ISZ (lead free) * MSL (Moisture Sensitivity Level) as specified by IPC/JEDEC J-STD-020. DS714F1 Temperature -40 to +85 °C Peak Reflow Temp MSL Rating* 240 °C 260 °C CS5467 Package 28-pin SSOP ...
Page 46
... AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES. Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners. 46 www.cirrus.com CS5467 Changes DS714F1 ...