MAX17480GTL+ Maxim Integrated Products, MAX17480GTL+ Datasheet - Page 34

• Manufacturer Part Number: MAX17480GTL+
• Description: IC CTRLR SERIAL VID 40-TQFN
• Manufacturer: Maxim Integrated Products

Specifications of MAX17480GTL+

• Applications: Processor
• Current - Supply: 5mA
• Voltage - Supply: 4.5 V ~ 5.5 V
• Operating Temperature: -40°C ~ 105°C
• Mounting Type: Surface Mount
• Package / Case: 40-TQFN Exposed Pad
• Output Voltage Range: - 10 V to + 10 V
• Input Voltage Range: 4 V to 26 V
• Input Current: 5 mA
• Power Dissipation: 1778 mW
• Operating Temperature Range: - 40 C to + 105 C
• Mounting Style: SMD/SMT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AMD 2-/3-Output Mobile Serial
VID Controller
For automatic startup, the battery voltage should be
present before V
the output into regulation without the battery voltage
present, the fault latch trips. The controller remains shut
down until the fault latch is cleared by toggling SHDN
or cycling the V
If the V
assumes that there is not enough supply voltage to
make valid decisions and could also result in the stored
boot VIDs being corrupted. As such, the MAX17480
immediately stops switching (DH_ and DL_ pulled low),
latches off, and discharges the outputs using the inter-
nal 20Ω switches from CSN_ to GND.
Notes for Figure 8:
1) The relationship between DC_IN and V
2) As the V
3) After SHDN is asserted, the MAX17480 samples and
4) The MAX17480 asserts PWRGD. After PWRGD is
5) The processor holds the 2-bit boot VID for at least
34
guaranteed. It is possible to have V
when DC_IN is not powered, and it is possible to
have DC_IN power up before V
VDD_Plane_Strap becomes valid and SVC and SVD
are driven to the boot VID value by the processor.
The system guarantees that V
tion and SVC and SVD are driven to the boot VID
value for at least 10µs prior to SHDN being asserted
to the MAX17480.
latches the VDD_Plane_Strap level at its GNDS1 and
GNDS2 pins when REF reaches the REFOK thresh-
old, and ramps up the voltage plane outputs to the
level indicated by the 2-bit boot VID. The boot VID is
stored in the MAX17480 for use when PGD_IN
deasserts. The MAX17480 soft-starts the output rails
to limit inrush current from the DC_IN rail. The
MAX17480 operates in pulse-skipping mode in the
boot mode regardless of PSI_L settings.
asserted and all system-wide voltage planes and
free-running clocks are within specification, then the
system asserts PGD_IN.
10µs after PGD_IN is asserted.
______________________________________________________________________________________
CC
voltage drops below 4.25V, the controller
DDIO
CC
CC
power rail comes within specification,
power supply below 0.5V.
. If the controller attempts to bring
DDIO
DDIO
powers up.
is in specifica-
DDIO
DDIO
powered
is not
6) The processor issues the set VID command through SVI.
7) The MAX17480 transitions the voltage planes to the
8) The chipset enforces a 1ms delay between PGD_IN
The MAX17480 features internal power-good fault com-
parators for each SMPS. The outputs of these individual
power-good fault comparators are logically ORed to drive
the gate of the open-drain PWRGD output transistor.
Each SMPS’s power-good fault comparator has an
upper threshold of +200mV (typ) and a lower threshold
of -300mV (typ). PWRGD goes low if the output of either
SMPS exceeds its respective threshold.
PWRGD is forced low during the startup sequence up to
20µs after the output is in regulation. The 2-bit boot VID
is stored when PWRGD goes high during the startup
sequence. PWRGD is immediately forced low when
SHDN goes low.
PWRGD is blanked high impedance while any of the
internal SMPS DACs are slewing during a VID transition,
plus an additional 20µs after the DAC transition is com-
pleted. For downward VID transitions, the upper threshold
of the particular power-good fault comparators remains
blanked until the output reaches regulation again.
PWRGD is blanked high impedance for each SMPS
whose internal DAC is in off mode, and is pulled low if
all three SMPS DACs are in off mode.
After the SMPS outputs reach the boot voltage, the
MAX17480 switches to the serial-interface mode when
PGD_IN goes high. Anytime during normal operation, a
high-to-low transition on PGD_IN causes the MAX17480
to slew all three internal DACs back to the stored boot
VIDs. The SVC and SVD inputs are disabled during the
time that PGD_IN is low. The serial interface is reen-
abled when PGD_IN goes high again. Figure 9 shows
PGD_IN timing.
set VID. The set VID can be greater than or less
than the boot VID voltage. The MAX17480 operates
in pulse-skipping mode or forced-PWM mode
according to the PSI_L setting.
assertion and RESET_L deassertion.
PWRGD
PGD_IN