ADT75ARMZ Analog Devices Inc, ADT75ARMZ Datasheet - Page 6

no-image

ADT75ARMZ

Manufacturer Part Number
ADT75ARMZ
Description
IC TEMP SENSOR DGTL 12BIT 8-MSOP
Manufacturer
Analog Devices Inc
Type
HW Monitorsr
Datasheet

Specifications of ADT75ARMZ

Function
Temp Monitoring System (Sensor)
Topology
ADC (Sigma Delta), Comparator, Register Bank
Sensor Type
Internal
Sensing Temperature
-55°C ~ 125°C
Output Type
I²C™/SMBus™
Output Alarm
No
Output Fan
No
Voltage - Supply
3 V ~ 5.5 V
Operating Temperature
-55°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
Ic Output Type
Digital
Sensing Accuracy Range
± 2°C
Supply Current
380µA
Supply Voltage Range
3V To 5.5V
Resolution (bits)
12bit
Sensor Case Style
MSOP
No. Of Pins
8
Msl
MSL 3 - 168 Hours
Temperature Sensor Function
Temp Sensor
Resolution
12b
Package Type
MSOP
Operating Temperature (min)
-55
Operating Temperature (max)
125C
Operating Temperature Classification
Military
Operating Supply Voltage (min)
3V
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADT75ARMZ
Manufacturer:
ADI
Quantity:
550
Part Number:
ADT75ARMZ
Quantity:
6 263
Part Number:
ADT75ARMZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADT75ARMZ-REEL
Manufacturer:
TI/BB
Quantity:
1 000
Company:
Part Number:
ADT75ARMZ-REEL
Quantity:
10 000
Part Number:
ADT75ARMZ-REEL7
Manufacturer:
AD
Quantity:
471
Part Number:
ADT75ARMZ-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADT75
TIMING SPECIFICATIONS AND DIAGRAM
Measure the SDA and SCL timing with the input filters turned on to meet the fast mode I
improves the transfer rate but has a negative affect on the EMC behavior of the part.
T
Table 3.
Parameter
Serial Clock Period, t
Data In Setup Time to SCL High, t
Data Out Stable After SCL Low, t
Data Out Stable After SCL Low, t
SDA Low Setup Time to SCL Low (Start Condition), t
SDA High Hold Time After SCL High (Stop Condition), t
SDA and SCL Rise Time, t
SDA and SCL Rise Time, t
SDA and SCL Fall Time, t
Capacitive Load for each Bus Line, C
1
2
Guaranteed by design and characterization; not production tested.
This time has to be met only if the master does not stretch the low period of the SCL signal.
A
= T
MIN
to T
1
MAX
, V
1
DD
= +2.7 V to +5.5 V, unless otherwise noted.
7
6
6
3
3
2
B
DATA OUT
DATA IN
SDA
SDA
SCL
4
t
4
5
Figure 2. SMBus/I
MIN
2.5
50
0
0
50
50
t
Rev. A | Page 6 of 24
1
t
2
2
TYP
C Timing Diagram
t
3
MAX
0.9
3.45
300
1000
300
400
2
2
t
7
Units
μs
ns
ns
μs
ns
ns
ns
ns
ns
pF
2
C specification. Switching off the input filters
t
5
t
6
Comments
Fast mode I
See Figure 2
Fast mode I
Standard mode I
See Figure 2
See Figure 2
Fast mode I
Standard mode I
See Figure 2
2
2
2
C. See Figure 2
C. See Figure 2
C. See Figure 2
2
2
C. See Figure 2
C. See Figure 2

Related parts for ADT75ARMZ