HCMS-2919 Avago Technologies US Inc., HCMS-2919 Datasheet - Page 10
![LED DISPLAY 5X7 8CHAR 3.8MM BLUE](/photos/15/64/156418/av02-0699en_sml.jpg)
HCMS-2919
Manufacturer Part Number
HCMS-2919
Description
LED DISPLAY 5X7 8CHAR 3.8MM BLUE
Manufacturer
Avago Technologies US Inc.
Series
HCMS-29xxr
Datasheet
1.HCMS-2919.pdf
(14 pages)
Specifications of HCMS-2919
Display Type
Alphanumeric
Millicandela Rating
*
Size / Dimension
1.40" L x 0.40" W x 0.20" H (35.6mm x 10.2mm x 5.1mm)
Color
Blue
Configuration
5 x 7
Voltage - Forward (vf) Typ
*
Package / Case
26-DIP
Number Of Digits/alpha
8
Digit/alpha Size
0.15" (3.8mm)
Number Of Digits
8
Illumination Color
Blue
Wavelength
428 nm
Operating Voltage
5.5 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Luminous Intensity
170 ucd
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Common Pin
-
Lead Free Status / Rohs Status
Details
Serial/Simultaneous Data Output D
Bit D
D
during Control Register writes. The default mode (logic
low) is the serial D
connected to the last bit D
Register.
Storing logic high to bit D
simultaneous mode, which affects the Control Register
only. In simultaneous mode, D
to D
their Control Registers written to simultaneously. For
example, for n ICs in the serial mode, n * 8 clock pulses
to load the same data in all Control Registers. The
propagation delay from the first IC to the last is n *
t
External Oscillator Prescaler Bit D1
Bit D1 of Control Word 1 is used to scale the frequency
of an external Display Oscillator. When this bit is logic
low, the external Display Oscillator directly sets the
internal display clock rate. When this bit is a logic high,
the external oscillator is divided by 8. This scaled
frequency then sets the internal display clock rate. It
takes 512 cycles of the display clock (or 8 x 512 = 4096
cycles of an external clock with the divide by 8
prescaler) to completely refresh the display once. Using
the prescaler bit allows the designer to use a higher
external oscillator frequency without extra circuitry.
This bit has no affect on the internal Display Oscillator
Frequency.
Bits D2-D6
These bits must always be programmed to logic low.
10
DOUTP
OUT
IN
0
between serial and simultaneous data entry
. This arrangement allows multiple ICs to have
of control word 1 is used to switch the mode of
.
OUT
mode. In serial mode, D
OUT
7
0
of the Control Shift
is logically connected
0
changes D
OUT
OUT
to
is
Cascaded ICs
Figure 6 shows how two ICs are connected within an
HCMS-29XX display. The first IC controls the four left-
most characters and the second IC controls the four
right-most characters. The Dot Registers are connected
in series to form a 320-bit dot shift register. The location
of pixel 0 has not changed. However, Dot Shift Register
bit 0 of IC2 becomes bit 160 of the 320-bit dot shift
register.
The Control Registers of the two ICs are independent
of each other. This means that to adjust the display
brightness the same control word must be entered into
both ICs, unless the Control Registers are set to
simultaneous mode.
Longer character string systems can be built by
cascading multiple displays together. This is
accomplished by creating a five line bus. This bus
consists of CE, RS, BL, Reset, and CLK. The display pins
are connected to the corresponding bus line. Thus, all
CE pins are connected to the CE bus line. Similarly, bus
lines for RS, BL, Reset, and CLK are created. Then D
connected to the right-most display. D
display is connected to the next display. The left-most
display receives its D
its right. D
Each display may be set to use its internal oscillator, or
the displays may be synchronized by setting up one
display as the master and the others as slaves. The
slaves are set to receive their oscillator input from the
master’s oscillator output.
OUT
from the left-most display is not used.
IN
from the D
OUT
of the display to
OUT
from this
IN
is