ADZS-BF527-EZLITE Analog Devices Inc, ADZS-BF527-EZLITE Datasheet - Page 57
![BOARD EVAL ADSP-BF527](/photos/9/22/92228/analog_devices_adzs-bf527-ezlite_sml.jpg)
ADZS-BF527-EZLITE
Manufacturer Part Number
ADZS-BF527-EZLITE
Description
BOARD EVAL ADSP-BF527
Manufacturer
Analog Devices Inc
Series
Blackfin®r
Type
DSPr
Datasheet
1.ADZS-BF527-EZLITE.pdf
(80 pages)
Specifications of ADZS-BF527-EZLITE
Featured Product
Blackfin® BF50x Series Processors
Contents
Evaluation Board
Silicon Manufacturer
Analog Devices
Core Architecture
Blackfin
Features
USB-based, PC-hosted Tool Set
Silicon Core Number
ADSP-BF527
Silicon Family Name
Blackfin
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
ADSP-BF527
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Preliminary Technical Data
Timer Clock Timing
Table 46
Table 46. Timer Clock Timing
Up/Down Counter/Rotary Encoder Timing
Table 47. Up/Down Counter/Rotary Encoder Timing
1
Parameter
Switching Characteristic
t
Parameter
Timing Requirements
t
t
t
Either a valid setup and hold time or a valid pulse width is sufficient. There is no need to resynchronize counter inputs.
TODP
WCOUNT
CIS
CIH
and
Figure 31
CUD/CDG/CZM
Timer Output Update Delay After PPI_CLK High
Up/Down Counter/Rotary Encoder Input Pulse Width
Counter Input Setup Time Before CLKOUT Low
Counter Input Hold Time After CLKOUT Low1
CLK OUT
TMRx OUTPUT
describe timer clock timing.
PPI_CLK
Figure 32. Up/Down Counter/Rotary Encoder Timing
Rev. PrG | Page 57 of 80 | February 2009
t
CIS
Figure 31. Timer Clock Timing
t
WCOUNT
1
t
CIH
t
SCLK
Min
Min
4.0
4.0
ADSP-BF522/523/524/525/526/527
V
V
+ 1
DDEXT
DDEXT
= 1.8 V
= 1.8 V
t
TODP
Max
12.0
Max
t
SCLK
Min
V
Min
V
4.0
4.0
DDEXT
DDEXT
+ 1
= 2.5/3.3 V
= 2.5/3.3 V
Max
12.0
Max
Unit
ns
Unit
ns
ns
ns