866 B&K Precision, 866 Datasheet - Page 131
Specifications of 866
Contents
Programmer, Adapter, Cable, Manual and Software
For Use With/related Products
EPROM, EEPROM-Flash, Serial EPROM, Microcontroller & PLD
Other names
866BK
Q2005647
Q2005647
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
866590-0950
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Company:
Part Number:
8669-001
Manufacturer:
TOSHIBA
Quantity:
6 222
Device / Program
Device / Erase
Device / Test
Device / IC test
Device / JAM/VME/...Player
the found errors to VERIFY.ERR file. In the Display errors
mode to the screen can display the program max. 45 the first
found differences, which are located by the address where
they were caused.
This command allows to programming of the all device or its
part by the data of the buffer. The control program reports a
result of this action by a write of an error message to INFO
window.
The menu command Device / Device options / Operation
options allows to set another working area as the standard,
and set other operation options for programming process
control.
This command allows erasing the all programmable device.
The program reports the end without error or end with the error
by writes the warning report on the display.
This command executes a test with device selected from list of
supported devices (e.g. static RAM) on programmers, which
support this test.
This command activates a test section for ICs separated by
type to any libraries (on distribution CD). First select an
appropriate library, wished device and then a mode for test
vectors run (LOOP, SINGLE STEP). Control sequence and
test results are displayed to LOG WINDOW. In case of need is
possible to define the test vectors directly by user. Detailed
description syntax and methods of creation testing vectors is
described in example_e.lib file, which is in programs
installation folder. Note. Because the rising/falling edges of
programmers are tuned for programming of chips, it may
happen the test of some chips fails, although the chips aren't
defective (counters for example).
Jam STAPL was created by Altera® engineers and is
supported by a consortium of programmable logic device
(PLD) manufacturers, programming equipment makers, and
test equipment manufacturers.
The Jam™ Standard Test and Programming Language
(STAPL), JEDEC standard JESD-71, is a standard file format
131