74vhc4040 Fairchild Semiconductor, 74vhc4040 Datasheet

no-image

74vhc4040

Manufacturer Part Number
74vhc4040
Description
74vhc4040 12-stage Binary Counter
Manufacturer
Fairchild Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74vhc4040FT
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
©1993 Fairchild Semiconductor Corporation
74VHC4040 Rev. 1.3
74VHC4040
12-Stage Binary Counter
Features
Ordering Information
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the
ordering number.
Connection Diagram
74VHC4040M
74VHC4040MTC
Order Number
High speed; f
Low power dissipation: I
High noise immunity: V
Power down protection is provided on all inputs
Wide operating voltage range: V
Low noise: V
Pin and function compatible with 74HC4040
OLP
MAX
0.8V (Max.)
210MHz at V
Package
Number
MTC16
M16A
NIH
CC
V
4µA (Max.) at T
NIL
CC
CC
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,
4.4mm Wide
28% V
(Opr.)
5V
CC
2V – 5.5V
A
(Min.)
25°C
General Description
The VHC4040 is an advanced high-speed CMOS device
fabricated with silicon gate CMOS technology. It
achieves the high-speed operation similar to equivalent
Bipolar Schottky TTL while maintaining the CMOS low
power dissipation. The VHC4040 is a 12-stage counter
which increments on the negative edge of the input clock
and all outputs are reset to a low level by applying a
logical high on the reset input. An input protection circuit
insures that 0V to 7V can be applied to the inputs without
regard to the supply voltage. This device can be used to
interface 5V to 3V systems and two supply systems such
as battery backup. This circuit prevents device destruc-
tion due to mismatched supply and input voltages.
Pin Descriptions
Q
CP
MR
Pin Names
0
Package Description
–Q
11
Flip-Flop Outputs
Negative Edged Triggered Clock
Master Reset
Description
www.fairchildsemi.com
May 2007
tm

Related parts for 74vhc4040

74vhc4040 Summary of contents

Page 1

... MTC16 Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering number. Connection Diagram ©1993 Fairchild Semiconductor Corporation 74VHC4040 Rev. 1.3 General Description 5V The VHC4040 is an advanced high-speed CMOS device CC fabricated with silicon gate CMOS technology. It 25° ...

Page 2

... Logic Symbols Logic Diagram ©1993 Fairchild Semiconductor Corporation 74VHC4040 Rev. 1.3 IEEE/IEC 2 www.fairchildsemi.com ...

Page 3

... Timing Diagram ©1993 Fairchild Semiconductor Corporation 74VHC4040 Rev. 1.3 3 www.fairchildsemi.com ...

Page 4

... OPR Input Rise and Fall Time 3.3V ±0. 5.0V ±0.5V CC Note: 1. Unused inputs must be held HIGH or LOW. They may not float. ©1993 Fairchild Semiconductor Corporation 74VHC4040 Rev. 1.3 Parameter (1) Parameter 4 Rating –0.5V to +7.0V –0.5V to +7.0V –0. 0.5V CC –20mA ±20mA ±25mA ±75mA –65°C to +150°C 260° ...

Page 5

... HIGH Level Input IH Voltage 3.0 – 5.5 V LOW Level Input IL Voltage 3.0 – 5.5 V HIGH Level Output OH Voltage V LOW Level Output OL Voltage I Input Leakage 0 – 5.5 IN Current I Quiescent Supply CC Current ©1993 Fairchild Semiconductor Corporation 74VHC4040 Rev. 1.3 (V) Conditions Min. 2.0 1.50 0 2.0 2 –50µA 1 3.0 2.9 4.5 4.4 3.0 I –4mA 2. ...

Page 6

... Operating Requirements Symbol Parameter t (L), t (H) Minimum Pulse Width (CP (L) Minimum Pulse Width (MR Minimum Removal Time (MR) REC ©1993 Fairchild Semiconductor Corporation 74VHC4040 Rev. 1.3 V (V) Conditions CC 3.3 ± 0.3 C 15pF L C 50pF L 5.0 ± 0.5 C 15pF L C 50pF L 3.3 ± 0.3 C 15pF L ...

Page 7

... Physical Dimensions Dimensions are in millimeters unless otherwise noted. Figure 1. 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow ©1993 Fairchild Semiconductor Corporation 74VHC4040 Rev. 1.3 Package Number M16A 7 www.fairchildsemi.com ...

Page 8

... Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. 5.00±0.10 0.11 MTC16rev4 Figure 2. 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide ©1993 Fairchild Semiconductor Corporation 74VHC4040 Rev. 1.3 4.55 4.4±0.1 Package Number MTC16 8 5.90 4.45 0.65 1.45 5.00 12° www.fairchildsemi.com 7.35 ...

Page 9

... Datasheet Identification Product Status Advance Information Formative or In Design Preliminary First Production No Identification Needed Full Production Obsolete Not In Production ©1993 Fairchild Semiconductor Corporation 74VHC4040 Rev. 1.3 HiSeC™ Power-SPM™ i-Lo™ PowerTrench Programmable Active Droop™ ImpliedDisconnect™ ® QFET IntelliMAX™ QS™ ...

Related keywords