ATMEGA3250PV-10AU Atmel, ATMEGA3250PV-10AU Datasheet - Page 302

IC MCU AVR 32K FLASH 100-TQFP

ATMEGA3250PV-10AU

Manufacturer Part Number
ATMEGA3250PV-10AU
Description
IC MCU AVR 32K FLASH 100-TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheet

Specifications of ATMEGA3250PV-10AU

Core Processor
AVR
Core Size
8-Bit
Speed
10MHz
Connectivity
SPI, UART/USART, USI
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
69
Program Memory Size
32KB (16K x 16)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TQFP, 100-VQFP
Processor Series
ATMEGA32x
Core
AVR8
Data Bus Width
8 bit
Data Ram Size
2 KB
Interface Type
SPI, UART, USI
Maximum Clock Frequency
10 MHz
Number Of Programmable I/os
69
Number Of Timers
3
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 8 Channel
Data Rom Size
1 KB
Operating Supply Voltage
1.8 V to 5.5 V
Operating Temperature Range
- 40 C to + 85 C
A/d Bit Size
10 bit
A/d Channels Available
8
Height
1 mm
Length
14 mm
Supply Voltage (max)
5.5 V
Supply Voltage (min)
1.8 V
Width
14 mm
For Use With
ATSTK600-TQFP100 - STK600 SOCKET/ADAPTER 100-TQFP770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG770-1005 - ISP 4PORT FOR ATMEL AVR MCU JTAG770-1004 - ISP 4PORT FOR ATMEL AVR MCU SPIATAVRISP2 - PROGRAMMER AVR IN SYSTEMATSTK504 - STARTER KIT AVR EXP MOD 100P LCD
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
ATMEGA3250PV-8AU
ATMEGA3250PV-8AU

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA3250PV-10AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA3250PV-10AUR
Manufacturer:
Atmel
Quantity:
10 000
25.8.18
25.8.19
25.8.20
302
ATmega325P/3250P
Programming the EEPROM
Reading the EEPROM
Programming the Fuses
3. Load the page address using programming instructions 3b and 3c. PCWORD (refer to
4. Enter JTAG instruction PROG_PAGEREAD.
5. Read the entire page (or Flash) by shifting out all instruction words in the page (or Flash),
6. Enter JTAG instruction PROG_COMMANDS.
7. Repeat steps 3 to 6 until all data have been read.
Before programming the EEPROM a Chip Erase must be performed, see “Performing Chip
Erase” on page 301.
1. Enter JTAG instruction PROG_COMMANDS.
2. Enable EEPROM write using programming instruction 4a.
3. Load address High byte using programming instruction 4b.
4. Load address Low byte using programming instruction 4c.
5. Load data using programming instructions 4d and 4e.
6. Repeat steps 4 and 5 for all data bytes in the page.
7. Write the data using programming instruction 4f.
8. Poll for EEPROM write complete using programming instruction 4g, or wait for t
9. Repeat steps 3 to 8 until all data have been programmed.
Note that the PROG_PAGELOAD instruction can not be used when programming the EEPROM.
1. Enter JTAG instruction PROG_COMMANDS.
2. Enable EEPROM read using programming instruction 5a.
3. Load address using programming instructions 5b and 5c.
4. Read data using programming instruction 5d.
5. Repeat steps 3 and 4 until all data have been read.
Note that the PROG_PAGEREAD instruction can not be used when reading the EEPROM.
1. Enter JTAG instruction PROG_COMMANDS.
2. Enable Fuse write using programming instruction 6a.
3. Load data high byte using programming instructions 6b. A bit value of “0” will program the
4. Write Fuse High byte using programming instruction 6c.
5. Poll for Fuse write complete using programming instruction 6d, or wait for t
6. Load data low byte using programming instructions 6e. A “0” will program the fuse, a “1”
7. Write Fuse low byte using programming instruction 6f.
Table 25-11 on page
starting with the LSB of the first instruction in the page (Flash) and ending with the MSB
of the last instruction in the page (Flash). The Capture-DR state both captures the data
from the Flash, and also auto-increments the program counter after each word is read.
Note that Capture-DR comes before the shift-DR state. Hence, the first byte which is
shifted out contains valid data.
(refer to
corresponding fuse, a “1” will unprogram the fuse.
Table 25-13 on page
will unprogram the fuse.
Table 25-13 on page
276) is used to address within one page and must be written as 0.
284).
284).
WLRH
8023F–AVR–07/09
WLRH
(refer to

Related parts for ATMEGA3250PV-10AU