PIC18LF4539-I/PT Microchip Technology, PIC18LF4539-I/PT Datasheet - Page 160

IC MCU FLASH 12KX16 EE AD 44TQFP

PIC18LF4539-I/PT

Manufacturer Part Number
PIC18LF4539-I/PT
Description
IC MCU FLASH 12KX16 EE AD 44TQFP
Manufacturer
Microchip Technology
Series
PIC® 18Fr

Specifications of PIC18LF4539-I/PT

Core Processor
PIC
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
24KB (12K x 16)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
1408 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TQFP, 44-VQFP
Processor Series
PIC18LF
Core
PIC
Data Bus Width
8 bit
Data Ram Size
1408 B
Interface Type
I2C, SPI, AUSART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
32
Number Of Timers
16 bit
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
Development Tools By Supplier
DV164005, DV164136
Minimum Operating Temperature
- 40 C
On-chip Adc
8
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18LF4539-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
PIC18FXX39
16.4.12
An Acknowledge sequence is enabled by setting the
Acknowledge
(SSPCON2<4>). When this bit is set, the SCL pin is
pulled low and the contents of the Acknowledge data bit
are presented on the SDA pin. If the user wishes to gen-
erate an Acknowledge, then the ACKDT bit should be
cleared. If not, the user should set the ACKDT bit before
starting an Acknowledge sequence. The baud rate gen-
erator then counts for one rollover period (T
SCL pin is de-asserted (pulled high). When the SCL pin
is sampled high (clock arbitration), the baud rate gener-
ator counts for T
lowing this, the ACKEN bit is automatically cleared, the
baud rate generator is turned off and the MSSP module
then goes into IDLE mode (Figure 16-23).
16.4.12.1
If the user writes the SSPBUF when an Acknowledge
sequence is in progress, then WCOL is set and the con-
tents of the buffer are unchanged (the write doesn’t occur).
FIGURE 16-23:
FIGURE 16-24:
DS30485A-page 158
ACKNOWLEDGE SEQUENCE
TIMING
Note: T
Note: T
SCL
SDA
WCOL Status Flag
BRG
sequence
Falling edge of
9th clock
SSPIF
Write to SSPCON2
Acknowledge sequence starts here,
SDA
BRG
SCL
BRG
. The SCL pin is then pulled low. Fol-
ACKNOWLEDGE SEQUENCE WAVEFORM
STOP CONDITION RECEIVE OR TRANSMIT MODE
= one baud rate generator period.
ACK
= one baud rate generator period.
Set SSPIF at the end
of receive
Set PEN
ACKEN = 1, ACKDT = 0
enable
Write to SSPCON2
T
T
BRG
BRG
bit,
SDA asserted low before rising edge of clock
to setup STOP condition.
BRG
8
D0
) and the
ACKEN
T
SCL brought high after T
BRG
Preliminary
Cleared in
software
P
T
SCL = 1 for T
after SDA sampled high. P bit (SSPSTAT<4>) is set.
BRG
T
BRG
ACK
16.4.13
A STOP bit is asserted on the SDA pin at the end of a
receive/transmit by setting the STOP sequence enable
bit, PEN (SSPCON2<2>). At the end of a receive/
transmit the SCL line is held low after the falling edge
of the ninth clock. When the PEN bit is set, the master
will assert the SDA line low. When the SDA line is sam-
pled low, the baud rate generator is reloaded and
counts down to ‘0’. When the baud rate generator times
out, the SCL pin will be brought high, and one T
(baud rate generator rollover count) later, the SDA pin
will be de-asserted. When the SDA pin is sampled high
while SCL is high, the P bit (SSPSTAT<4>) is set. A
T
set (Figure 16-24).
16.4.13.1
If the user writes the SSPBUF when a STOP sequence
is in progress, then the WCOL bit is set and the con-
tents of the buffer are unchanged (the write doesn’t
occur).
BRG
PEN bit (SSPCON2<2>) is cleared by
T
hardware and the SSPIF bit is set
BRG
9
BRG
BRG
later, the PEN bit is cleared and the SSPIF bit is
Set SSPIF at the end
of Acknowledge sequence
, followed by SDA = 1 for T
STOP CONDITION TIMING
WCOL Status Flag
ACKEN automatically cleared
 2002 Microchip Technology Inc.
Cleared in
software
BRG
BRG

Related parts for PIC18LF4539-I/PT