ATMEGA8515-16MU Atmel, ATMEGA8515-16MU Datasheet - Page 72

• Manufacturer Part Number: ATMEGA8515-16MU
• Description: IC AVR MCU 8K 16MHZ 5V 44-QFN
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA8515-16MU

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: EBI/EMI, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 35
• Program Memory Size: 8KB (4K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 512 x 8
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 44-VQFN Exposed Pad
• Processor Series: ATMEGA8x
• Core: AVR8
• Data Bus Width: 8 bit
• Data Ram Size: 512 B
• Interface Type: SPI, USART
• Maximum Clock Frequency: 16 MHz
• Number Of Programmable I/os: 35
• Number Of Timers: 2
• Operating Supply Voltage: 4.5 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT
• Minimum Operating Temperature: - 40 C
• For Use With: ATAVRISP2 - PROGRAMMER AVR IN SYSTEMATSTK500 - PROGRAMMER AVR STARTER KIT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Data Converters: -
• Lead Free Status / Rohs Status: Details

Alternate Functions of Port D
72
ATmega8515(L)
The Port D pins with alternate functions are shown in Table 35.
Table 35. Port D Pins Alternate Functions
The alternate pin configuration is as follows:
• RD – Port D, Bit 7
RD is the External Data memory read control strobe.
• WR – Port D, Bit 6
WR is the External Data memory write control strobe.
• OC1A – Port D, Bit 5
OC1A, Output Compare Match A output: The PD5 pin can serve as an external output
for the Timer/Counter1 Output Compare A. The pin has to be configured as an output
(DDD5 set (one)) to serve this function. The OC1A pin is also the output pin for the
PWM mode timer function.
• XCK – Port D, Bit 4
XCK, USART External Clock. The Data Direction Register (DDD4) controls whether the
clock is output (DDD4 set) or input (DDD4 cleared). The XCK pin is active only when
USART operates in Synchronous mode.
• INT1 – Port D, Bit 3
INT1, External Interrupt source 1: The PD3 pin can serve as an external interrupt
source.
• INT0/XCK1 – Port D, Bit 2
INT0, External Interrupt Source 0: The PD2 pin can serve as an external interrupt
source.
XCK1, External Clock. The Data Direction Register (DDD2) controls whether the clock is
output (DDD2 set) or input (DDD2 cleared).
• TXD – Port D, Bit 1
TXD, Transmit Data (Data output pin for USART). When the USART Transmitter is
enabled, this pin is configured as an output regardless of the value of DDD1.
• RXD – Port D, Bit 0
RXD, Receive Data (Data input pin for USART). When the USART Receiver is enabled
this pin is configured as an input regardless of the value of DDD0. When USART forces
this pin to be an input, the pull-up can still be controlled by the PORTD0 bit.
Port Pin
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
Alternate Function
RD (Read Strobe to External Memory)
WR (Write Strobe to External Memory)
OC1A (Timer/Counter1 Output Compare A Match Output)
XCK (USART External Clock Input/Output)
INT1 (External Interrupt 1 Input)
INT0 (External Interrupt 0 Input)
TXD (USART Output Pin)
RXD (USART Input Pin)
2512K–AVR–01/10