AT89C51ED2-SMSUM Atmel, AT89C51ED2-SMSUM Datasheet - Page 21

• Manufacturer Part Number: AT89C51ED2-SMSUM
• Description: IC 8051 MCU FLASH 64K 68PLCC
• Manufacturer: Atmel
• Series: 89Cr

Specifications of AT89C51ED2-SMSUM

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 60MHz
• Connectivity: SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 50
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 68-PLCC
• Processor Series: AT89x
• Core: 8051
• Data Bus Width: 8 bit
• Data Ram Size: 2 KB
• Interface Type: EUART, SPI
• Maximum Clock Frequency: 60 MHz
• Number Of Programmable I/os: 48
• Number Of Timers: 3 bit
• Operating Supply Voltage: 2.7 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: PK51, CA51, A51, ULINK2
• Minimum Operating Temperature: - 40 C
• For Use With: AT89OCD-01 - USB EMULATOR FOR AT8XC51 MCU
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Data Converters: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

8. Dual Data Pointer Register (DPTR)
Figure 8-1.
4235K–8051–05/08
Use of Dual Pointer
7
AUXR1(A2H)
The additional data pointer can be used to speed up code execution and reduce code size.
The dual DPTR structure is a way by which the chip will specify the address of an external data
memory location. There are two 16-bit DPTR registers that address the external memory, and a
single bit called DPS = AUXR1.0 (see Table 8-1) that allows the program code to switch
between them (Refer to Figure 8-1).
Table 8-1.
AUXR1- Auxiliary Register 1(0A2h)
Number
Bit
7
7
6
5
4
3
2
1
0
-
Mnemonic
ENBOOT
AUXR1 Register
DPS
0
GF3
DPS
Bit
6
0
-
-
-
-
-
Description
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Enable Boot Flash
Cleared to disable boot ROM.
Set to map the boot ROM between F800h - 0FFFFh.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
This bit is a general-purpose user flag.
Always cleared
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Data Pointer Selection
Cleared to select DPTR0.
Set to select DPTR1.
ENBOOT
DPH(83H) DPL(82H)
5
DPTR1
4
-
DPTR0
GF3
3
(1)
AT89C51RD2/ED2
2
0
External Data Memory
1
-
DPS
0
21