M30624FGAFP#U3 Renesas Electronics America, M30624FGAFP#U3 Datasheet - Page 277

IC M16C MCU FLASH 100QFP

M30624FGAFP#U3

Manufacturer Part Number
M30624FGAFP#U3
Description
IC M16C MCU FLASH 100QFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/60r
Datasheets

Specifications of M30624FGAFP#U3

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
85
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
20K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
For Use With
867-1000 - KIT QUICK START RENESAS 62PM3062PT3-CPE-3 - EMULATOR COMPACT M16C/62P/30P
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30624FGAFP#U3M30624FGAFP
Manufacturer:
MITSUBIS
Quantity:
1
Company:
Part Number:
M30624FGAFP#U3M30624FGAFP
Manufacturer:
RENESAS
Quantity:
20 000
Company:
Part Number:
M30624FGAFP#U3M30624FGAFP#D3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30624FGAFP#U3M30624FGAFP#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30624FGAFP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
5.5 Interrupt Priority
Chapter 5
Figure 5.5.1. Interrupt priority that is set in hardware
If two or more interrupt requests are sampled active at the same time, whichever interrupt request is ac-
knowledged that has the highest priority.
Maskable interrupts (Peripheral I/O interrupts) can be assigned any desired priority by setting the interrupt
priority level select bit accordingly. If some maskable interrupts are assigned the same priority level, the
priority between these interrupts is resolved by the priority that is set in hardware
Certain nonmaskable interrupts such as a reset (reset is given the highest priority) and watchdog timer
interrupt have their priority levels set in hardware. Figure 5.5.1 lists the hardware priority levels of these
interrupts.
Software interrupts are not subjected to interrupt priority. They always cause control to branch to an inter-
rupt routine whenever the relevant instruction is executed.
*1 Hardware priority varies with each M16C model. Please refer to your M16C User’s Manual.
Reset > NMI > DBC > Watchdog timer > Peripheral I/O > Single step > Address match
_______
Interrupt
________
259
*1
.
5.5 Interrupt Priority

Related parts for M30624FGAFP#U3