UPD78F9200MA-CAC-A Renesas Electronics America, UPD78F9200MA-CAC-A Datasheet - Page 189

no-image

UPD78F9200MA-CAC-A

Manufacturer Part Number
UPD78F9200MA-CAC-A
Description
MCU 8BIT 1KB FLASH 128B RAM
Manufacturer
Renesas Electronics America
Series
78K0S/Kx1+r
Datasheet

Specifications of UPD78F9200MA-CAC-A

Package / Case
*
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Speed
10MHz
Number Of I /o
7
Core Processor
78K0S
Program Memory Type
FLASH
Ram Size
128 x 8
Program Memory Size
1KB (1K x 8)
Data Converters
A/D 4x10b
Oscillator Type
Internal
Peripherals
LVD, POR, PWM, WDT
Core Size
8-Bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Connectivity
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F9200MA-CAC-A
Manufacturer:
NEC
Quantity:
20 000
<R>
set are held. The I/O port output latches and output buffer statuses are also held.
(2) STOP mode
In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is
Cautions 1. When shifting to the STOP mode, be sure to stop the peripheral hardware operation before
STOP instruction execution sets the STOP mode. In the STOP mode, the system clock oscillator stops,
stopping the whole system, thereby considerably reducing the CPU operating current.
Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out.
However, select the HALT mode if processing must be immediately started by an interrupt request when the
operation stop time
stabilizing oscillation elapses when crystal/ceramic oscillation is used).
Note
2. The following sequence is recommended for operating current reduction of the A/D converter
3. If the low-speed internal oscillator is operating before the STOP mode is set, oscillation of the
executing STOP instruction (except the peripheral hardware that operates on the low-speed
internal oscillation clock).
in PD78F920x when the standby function is used: First clear bit 7 (ADCS) and bit 0 (ADCE)
of the A/D converter mode register (ADM) to 0 to stop the A/D conversion operation, and then
execute the HALT or STOP instruction.
low-speed internal oscillation clock cannot be stopped in the STOP mode (refer to Table 11-1).
The operation stop time is 17 s (MIN.), 34 s (TYP.), and 67 s (MAX.).
Note
is generated after the STOP mode is released (because an additional wait time for
CHAPTER 11 STANDBY FUNCTION
User’s Manual U18172EJ3V0UD
187

Related parts for UPD78F9200MA-CAC-A