DS87C530-QNL Maxim Integrated Products, DS87C530-QNL Datasheet - Page 26

• Manufacturer Part Number: DS87C530-QNL
• Description: IC MCU EPR/ROM W/RTC 33MZ 52PLCC
• Manufacturer: Maxim Integrated Products
• Series: 87Cr

Specifications of DS87C530-QNL

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 33MHz
• Connectivity: EBI/EMI, SIO, UART/USART
• Peripherals: Power-Fail Reset, WDT
• Number Of I /o: 32
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: OTP
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 52-LCC, 52-PLCC
• Processor Series: DS87C530
• Core: 8051
• Data Bus Width: 8 bit
• Data Ram Size: 1 KB
• Interface Type: UART
• Maximum Clock Frequency: 33 MHz
• Number Of Programmable I/os: 32
• Number Of Timers: 3
• Operating Supply Voltage: 4.5 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: PK51, CA51, A51, ULINK2
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Data Converters: -
• Other names: DS87C530QNL

read the PFI flag at WDCON.4. A PFI condition sets this bit to a 1. The flag is independent of the
interrupt enable and software must manually clear it. If the PFI is enabled and the bandgap select bit
(BGS) is set, a PFI will bring the device out of Stop mode.
WATCHDOG TIMER
To prevent software from losing control, the DS87C530/DS83C530 include a programmable watchdog
timer. The Watchdog is a free-running timer that sets a flag if allowed to reach a preselected timeout. It
can be (re)started by software.
A typical application is to select the flag as a reset source. When the Watchdog times out it sets its flag,
which generates reset. Software must restart the timer before it reaches its timeout or the processor is
reset.
Software can select one of four timeout values. Then, it restarts the timer and enables the reset function.
After enabling the reset function, software must then restart the timer before its expiration or hardware
will reset the CPU. Both the Watchdog Reset Enable and the Watchdog Restart control bits are protected
by a “Timed Access” circuit. This prevents errant software from accidentally clearing the Watchdog.
Timeout values are precise since they are a function of the crystal frequency as shown in Table 7. For
reference, the time periods at 33MHz also are shown.
The Watchdog also provides a useful option for systems that do not require a reset circuit. It will set an
interrupt flag 512 clocks before setting the reset flag. Software can optionally enable this interrupt source.
The interrupt is independent of the reset. A common use of the interrupt is during debug, to show
developers where the Watchdog times out. This indicates where the Watchdog must be restarted by
software. The interrupt also can serve as a convenient time-base generator or can wake-up the processor
from power saving modes.
The Watchdog function is controlled by the Clock Control (CKCON–8Eh), Watchdog Control
(WDCON–D8h), and Extended Interrupt Enable (EIE–E8h) SFRs. CKCON.7 and CKCON.6 are WD1
and WD0, respectively, and they select the Watchdog timeout period as shown in Table 7.
Table 7. Watchdog Timeout Values
As shown above, the Watchdog Timer uses the crystal frequency as a time base. A user selects one of
four counter values to determine the timeout. These clock counter lengths are 2
1,048,576; 2
33MHz crystal frequency. Once the counter chain has completed a full interrupt count, hardware will set
an interrupt flag. Regardless of whether the user enables this interrupt, there are then 512 clocks left until
the reset flag is set. Software can enable the interrupt and reset individually. Note that the Watchdog is a
free-running timer and does not require an enable.
WD1
0
0
1
1
WD0
23
0
1
0
1
= 8,388,608 clocks; and 2
INTERRUPT
TIMEOUT
2
2
2
2
17
20
23
26
clocks
clocks
clocks
clocks
DS87C530/DS83C530 EPROM/ROM Microcontrollers with Real-Time Clock
26
TIME (33MHz)
= 67,108,864 clocks. The times shown in Table 7 are with a
2033.60ms
3.9718ms
254.20ms
31.77ms
26 of 45
RESET TIMEOUT
2
2
2
2
17
20
23
26
+ 512 clocks
+ 512 clocks
+ 512 clocks
+ 512 clocks
17
= 131,072 clocks; 2
TIME (33MHz)
2033.62ms
3.9874ms
254.21ms
31.79ms
20
=