C8051F064 Silicon Laboratories Inc, C8051F064 Datasheet - Page 77

• Manufacturer Part Number: C8051F064
• Description: IC 8051 MCU 64K FLASH 100TQFP
• Manufacturer: Silicon Laboratories Inc
• Series: C8051F06xr

Specifications of C8051F064

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 25MHz
• Connectivity: EBI/EMI, SMBus (2-Wire/I²C), SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 59
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 4.25K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-TQFP, 100-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

Pointer Registers are initialized to the values contained in the DMA Data Address Beginning Registers
(DMA0DAH and DMA0DAL). The Data Address Pointer Registers are automatically incremented by 2 or 4
after each data write by the DMA interface.
6.4.
When the DMA interface begins an operation cycle, the DMA Instruction Status Register (DMA0ISW,
Figure 6.9) is loaded with the address contained in the DMA Instruction Boundary Register (DMA0BND,
Figure 6.8). The instruction is fetched from the Instruction Buffer, and the DMA Control Logic waits for data
from the appropriate ADC(s). The DMA will execute each instruction once, and then increment DMA0ISW
to the next instruction address. When the current DMA instruction is an End of Operation instruction, the
Instruction Status Register is reset to the Instruction Boundary Register. If the Continuous Conversion bit
(bit 7, CCNV) in the End of Operation instruction word is set to ‘1’, the Repeat Counter is ignored, and the
DMA will continue to execute instructions indefinitely. When CCNV is set to ‘0’, the Repeat Counter (regis-
ters DMA0CSH and DMA0CSL) is decremented, and the DMA will continue to execute instructions until
the Repeat Counter reaches 0x0000. The Repeat Counter is initialized with the Repeat Counter Limit
value (registers DMA0CTH and DMA0CTL) at the beginning of the DMA operation. An example of Mode 0
operation is shown in Figure 6.2.
DMA0BND
Instruction Execution in Mode 0
0x3F
0x03
0x02
0x01
0x00
...
INSTRUCTION
(64 Bytes)
BUFFER
00000000
00110000
01000000
00010000
Figure 6.2. DMA Mode 0 Operation
Rev. 1.2
C8051F060/1/2/3/4/5/6/7
ADC0H (Diff.)
ADC0H (Diff.)
ADC0L (Diff.)
XRAM
ADC1H
ADC0H
ADC1H
ADC0H
ADC0H
ADC1L
ADC0L
ADC0L
ADC1L
ADC0L
ADC0L
DMA0CSH:L = 0x0000
DMA0CSH:L = DMA0CTH:L - 1
DMA0CSH:L = DMA0CTH:L
77