CK-V6-ML623-G Xilinx Inc, CK-V6-ML623-G Datasheet - Page 16

• Manufacturer Part Number: CK-V6-ML623-G
• Description: BOARD DEV V6 WITH TX
• Manufacturer: Xilinx Inc
• Series: Virtex™ 6 LXTr
• Type: FPGAr

Specifications of CK-V6-ML623-G

• Contents: Board, Cables, Documentation, Power Supply
• For Use With/related Products: Virtex™ 6 LXT, XC6VLX240T
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Chapter 1: ML623 Board Features and Operation
16
System ACE Controller
System ACE Controller Reset
Configuration Address DIP Switches
JTAG Isolation Jumpers
[Figure
The onboard System ACE controller (U25) allows storage of multiple configuration files on
a CompactFlash card. These configuration files can be used to program the FPGA. The
CompactFlash card connects to the CompactFlash card connector (U24) located directly
below the System ACE controller on the back side of the board.
[Figure
Pressing push button SW2 (RESET) resets the System ACE controller. Reset is an
active-Low input.
[Figure
DIP switch SW3 selects one of the eight configuration bitstream addresses in the
CompactFlash memory card. The switch settings for selecting each address are shown in
Table
Table 1-3: SW3 DIP Switch Configuration
[Figure
The group of four 2-pin headers shown in
FPGA JTAG interface from the System ACE controller by removing the shunts from all
four headers. The FPGA JTAG interface can also be driven directly from these headers by
attaching the flying wire JTAG cable to pin 2 of each header.
detailed representation of the isolation jumpers as part of the broader JTAG chain in
Figure
Notes:
1. O indicates the open switch position (logic 0).
2. C indicates the closed switch position (logic 1).
Address
0
1
2
3
4
5
6
7
1-3.
1-5.
1-2, callout 6]
1-2, callout 7]
1-2, callout 8]
1-2, callout 9]
ADR2
O
O
O
O
C
C
C
C
(1)
ADR1
www.xilinx.com
O
O
O
O
C
C
C
C
ADR0
O
O
O
O
C
C
C
C
(2)
Figure 1-6
provide the option to isolate the
UG724 (v1.1) September 15, 2010
Figure 1-6
ML623 Board User Guide
shows a more