COP8SGE744V8 National Semiconductor, COP8SGE744V8 Datasheet - Page 28

• Manufacturer Part Number: COP8SGE744V8
• Description: IC, 8BIT MCU, COP8, 15MHZ, LCC-44
• Manufacturer: National Semiconductor

Specifications of COP8SGE744V8

• Controller Family/series: COP8
• No. Of I/o's: 40
• Ram Memory Size: 256Byte
• Cpu Speed: 15MHz
• No. Of Timers: 3
• No. Of Pwm Channels: 6
• Digital Ic Case Style: LCC
• Core Size: 8 Bit
• Program Memory Size: 8KB
• Embedded Interface Type: SPI, USART
• Rohs Compliant: No
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

www.national.com
8.0 USART
Each device contains a full-duplex software programmable
USART. The USART ( Figure 21 ) consists of a transmit shift
register, a receive shift register and seven addressable reg-
isters, as follows: a transmit buffer register (TBUF), a re-
ceiver buffer register (RBUF), a USART control and status
register (ENU), a USART receive control and status register
(ENUR), a USART interrupt and clock source register
(ENUI), a prescaler select register (PSR) and baud (BAUD)
register. The ENU register contains flags for transmit and
receive functions; this register also determines the length of
the data frame (7, 8 or 9 bits), the value of the ninth bit in
transmission, and parity selection bits. The ENUR register
flags framing, data overrun and parity errors while the US-
ART is receiving.
8.1 USART CONTROL AND STATUS REGISTERS
The operation of the USART is programmed through three
registers: ENU, ENUR and ENUI.
FIGURE 21. USART Block Diagram
28
Other functions of the ENUR register include saving the
ninth bit received in the data frame, enabling or disabling the
USART’s attention mode of operation and providing addi-
tional receiver/transmitter status information via RCVG and
XMTG bits. The determination of an internal or external clock
source is done by the ENUI register, as well as selecting the
number of stop bits and enabling or disabling transmit and
receive interrupts. A control flag in this register can also
select the USART mode of operation: asynchronous or
synchronous.
8.2 DESCRIPTION OF USART REGISTER BITS
ENU-USART Control and Status Register (Address at 0BA)
Bit 7
PEN
PSEL1 XBIT9/ CHL1
PSEL0
CHL0
10131739
ERR
RBFL
TBMT
Bit 0