LP2996MR National Semiconductor, LP2996MR Datasheet - Page 4

IC, REG DDR TERMINATION, SMD, PSOP8

LP2996MR

Manufacturer Part Number
LP2996MR
Description
IC, REG DDR TERMINATION, SMD, PSOP8
Manufacturer
National Semiconductor
Datasheet

Specifications of LP2996MR

Primary Input Voltage
2.5V
Output Voltage
1.35V
No. Of Pins
8
Output Current
1.5A
Voltage Regulator Case Style
PSOP
Operating Temperature Range
0°C To +125°C
Svhc
No SVHC (15-Dec-2010)
Output Voltage Fixed
1.35V
Rohs Compliant
Yes
No. Of Outputs
1
Filter Terminals
SMD
Mounting Type
Surface Mount
Input Voltage Primary Max
5V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LP2996MR
Manufacturer:
ns
Quantity:
2 560
Part Number:
LP2996MR
Manufacturer:
NS
Quantity:
2 008
Part Number:
LP2996MR
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
LP2996MR/NOPB
Manufacturer:
SANYO
Quantity:
195
Part Number:
LP2996MR/NOPB
Manufacturer:
EPSON
Quantity:
115
Part Number:
LP2996MR/NOPB
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
LP2996MRX
Manufacturer:
TI
Quantity:
6 222
Part Number:
LP2996MRX
Manufacturer:
NS
Quantity:
1 000
Part Number:
LP2996MRX
Manufacturer:
NS
Quantity:
1 000
Part Number:
LP2996MRX
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
LP2996MRX
Quantity:
15 000
Part Number:
LP2996MRX/NOPB
Manufacturer:
NS
Quantity:
16 701
Part Number:
LP2996MRX/NOPB
Manufacturer:
TI
Quantity:
73
Part Number:
LP2996MRX/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
LP2996MRX_NOPB
Manufacturer:
National
Quantity:
1 245
Note 1: Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating range indicates conditions for which the device is
intended to be functional, but does not guarantee specific performance limits. For guaranteed specifications and test conditions see Electrical Characteristics.
The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under
the listed test conditions.
Note 2: VDDQ voltage must be less than 2 x (AVIN - 1) or 6V, whichever is smaller.
Note 3: The human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin.
Note 4: At elevated temperatures, devices must be derated based on thermal resistance. The device in the SO-8 package must be derated at θ
= 151.2° C/W
JA
junction to ambient with no heat sink.
Note 5: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality
Control (SQC) methods. The limits are used to calculate National's Average Outgoing Quality Level (AOQL).
Note 6: VIN is defined as VIN = AVIN = PVIN.
Note 7: Quiescent current defined as the current flow into AVIN.
, the junction to ambient thermal resistance, θ
Note 8: The maximum allowable power dissipation is a function of the maximum junction temperature, T
,
J(MAX)
JA
and the ambient temperature, T
. Exceeding the maximum allowable power dissipation will cause excessive die temperature and the regulator will go into thermal
A
shutdown.
Note 9: V
load regulation is tested by using a 10 ms current pulse and measuring V
.
TT
TT
www.national.com
4

Related parts for LP2996MR