DS92LV1021TMSA National Semiconductor, DS92LV1021TMSA Datasheet - Page 16

Communication IC

DS92LV1021TMSA

Manufacturer Part Number
DS92LV1021TMSA
Description
Communication IC
Manufacturer
National Semiconductor
Datasheet

Specifications of DS92LV1021TMSA

Peak Reflow Compatible (260 C)
No
Data Rate Max
400Mbps
Leaded Process Compatible
No
Mounting Type
Surface Mount
Package / Case
28-SSOP
Number Of Elements
1
Number Of Receivers
10
Number Of Drivers
1
Input Type
CMOS/TTL
Operating Supply Voltage (typ)
3.3V
Output Type
Serializer
Differential Output Voltage
270mV
Transmission Data Rate
400Mbps
Power Dissipation
1.27W
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
28
Package Type
SSOP-EIAJ
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS92LV1021TMSA
Manufacturer:
NS
Quantity:
274
Part Number:
DS92LV1021TMSA
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DS92LV1021TMSA/NOPB
Manufacturer:
TI
Quantity:
16 000
Part Number:
DS92LV1021TMSAX
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
DS92LV1021TMSAX
Quantity:
400
Part Number:
DS92LV1021TMSAX /NOPB
Manufacturer:
TI
Quantity:
16 000
www.national.com
ROUT
RCLK_R/F
RI+
RI−
PWRDN
LOCK
RCLK
REN
DVCC
DGND
AVCC
AGND
REFCLK
Deserializer Pin Description
Pin Name
I/O
O
O
O
I
I
I
I
I
I
I
I
I
I
15–19, 24–28
14, 20, 22
1, 12, 13
21, 23
4, 11
No.
10
2
5
6
7
9
8
3
Data Output.
Recovered Clock Rising/Falling strobe select. TTL level input.
Selects RCLK active edge for strobing of ROUT data. High selects
rising edge. Low selects falling edge.
+ Serial Data Input. Non-inverting Bus LVDS differential input.
− Serial Data Input. Inverting Bus LVDS differential input.
Powerdown. TTL level input. PWRDN driven low shuts down the
PLL and TRI-STATEs outputs putting the device into a low power
sleep mode.
LOCK goes low when the Deserializer PLL locks onto the
embedded clock edge. CMOS level output. Totem pole output
structure, does not directly support wire OR connection.
Recovered Clock. Parallel data rate clock recovered from
embedded clock. Used to strobe ROUT, CMOS level output.
Output Enable. TTL level input. TRI-STATEs ROUT0–ROUT9,
LOCK and RCLK when driven low.
Digital Circuit power supply.
Digital Circuit ground.
Analog power supply (PLL and Analog Circuits).
Analog ground (PLL and Analog Circuits).
Use this pin to supply a REFCLK signal for the internal PLL
frequency.
16
±
9 mA CMOS level outputs.
Description

Related parts for DS92LV1021TMSA