LMC555CMM National Semiconductor, LMC555CMM Datasheet - Page 5

• Manufacturer Part Number: LMC555CMM
• Description: Timer IC
• Manufacturer: National Semiconductor

Specifications of LMC555CMM

• Frequency: 3MHz
• No. Of Pins: 8
• Peak Reflow Compatible (260 C): No
• Supply Voltage: 15V
• Current Rating: 150A
• Leaded Process Compatible: No
• Mounting Type: Surface Mount
• Timer Type: Timer
• Package / Case: 8-MSOP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Application Information
MONOSTABLE OPERATION
In this mode of operation, the timer functions as a one-shot
(Figure 1). The external capacitor is initially held discharged
by internal circuitry. Upon application of a negative trigger
pulse of less than 1/3 V
is set which both releases the short circuit across the capaci-
tor and drives the output high.
The voltage across the capacitor then increases exponen-
tially for a period of t
the output stays high, at the end of which time the voltage
equals 2/3 V
in turn discharges the capacitor and drives the output to its
low state. Figure 2 shows the waveforms generated in this
mode of operation. Since the charge and the threshold level
of the comparator are both directly proportional to supply
voltage, the timing internal is independent of supply.
V
TIME = 0.1 ms/Div.
R
C = 0.01 µF
Reset overrides Trigger, which can override threshold.
Therefore the trigger pulse must be shorter than the desired
t
400ns for the Reset. During the timing cycle when the output
is high, the further application of a trigger pulse will not effect
the circuit so long as the trigger input is returned high at least
10µs before the end of the timing interval. However the
circuit can be reset during this time by the application of a
H
CC
A
. The minimum pulse width for the Trigger is 20ns, and it is
= 9.1 kΩ
= 5V
FIGURE 2. Monostable Waveforms
FIGURE 1. Monostable (One-Shot)
S
. The comparator then resets the flip-flop which
Middle Trace: Output 5 V/Div.
Top Trace: Input 5 V/Div.
Bottom Trace: Capacitor Voltage 2 V/Div.
H
= 1.1 R
S
to the Trigger terminal, the flip-flop
A
C, which is also the time that
00866910
00866904
5
negative pulse to the reset terminal. The output will then
remain in the low state until a trigger pulse is again applied.
When the reset function is not use, it is recommended that it
be connected to V
Figure 3 is a nomograph for easy determination of RC values
for various time delays.
Note: In monstable operation, the trigger should be driven high before the
ASTABLE OPERATION
If the circuit is connected as shown in Figure 4 (Trigger and
Threshold terminals connected together) it will trigger itself
and free run as a multivibrator. The external capacitor
charges through R
the duty cycle may be precisely set by the ratio of these two
resistors.
In this mode of operation, the capacitor charges and dis-
charges between 1/3 V
mode, the charge and discharge times, and therefore the
frequency are independent of the supply voltage.
Figure 5 shows the waveform generated in this mode of
operation.
FIGURE 4. Astable (Variable Duty Cycle Oscillator)
end of timing cycle.
+
FIGURE 3. Time Delay
A
to avoid any possibility of false triggering.
+ R
B
S
and discharges through R
and 2/3 V
S
. As in the triggered
00866911
www.national.com
00866905
B
. Thus