AD5243BRMZ10-RL7 Analog Devices Inc, AD5243BRMZ10-RL7 Datasheet - Page 14

• Manufacturer Part Number: AD5243BRMZ10-RL7
• Description: IC,Digital Potentiometer,TSSOP,10PIN,PLASTIC
• Manufacturer: Analog Devices Inc

Specifications of AD5243BRMZ10-RL7

• Taps: 256
• Resistance (ohms): 10K
• Number Of Circuits: 2
• Temperature Coefficient: 35 ppm/°C Typical
• Memory Type: Volatile
• Interface: I²C, 2-Wire Serial
• Voltage - Supply: 2.7 V ~ 5.5 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 10-MSOP, Micro10™, 10-uMAX, 10-uSOP
• Resistance In Ohms: 10K
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: AD5243EVAL - BOARD EVAL FOR AD5243
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD5243/AD5248
PROGRAMMING THE POTENTIOMETER DIVIDER
Voltage Output Operation
The digital potentiometer easily generates a voltage divider at
wiper to B and wiper to A, proportional to the input voltage at
A to B. Unlike the polarity of V
positive, voltage across A to B, W to A, and W to B can be at
either polarity.
If ignoring the effect of the wiper resistance for approximation,
connecting the A terminal to 5 V and the B terminal to ground
produces an output voltage at the wiper to B, starting at 0 V up
to 1 LSB less than 5 V. Each LSB of voltage is equal to the voltage
applied across Terminal A and Terminal B divided by the
256 positions of the potentiometer divider. The general equation
defining the output voltage at V
valid input voltage applied to Terminal A and Terminal B is
A more accurate calculation, which includes the effect of wiper
resistance, V
Operation of the digital potentiometer in the divider mode
results in more accurate operation over temperature. Unlike in
the rheostat mode, the output voltage is dependent mainly on
the ratio of the internal resistors, R
absolute values. Therefore, the temperature drift reduces to
15 ppm/°C.
ESD PROTECTION
All digital inputs are protected with a series of input resistors
and parallel Zener ESD structures, as shown in Figure 40 and
Figure 41. This applies to the SDA, SCL, AD0, and AD1 digital
input pins (AD5248 only).
V
V
W
W
(
(
D
D
)
)
=
=
W
Figure 41. ESD Protection of Resistor Terminals
Figure 39. Potentiometer Mode Configuration
, is
256
R
Figure 40. ESD Protection of Digital Pins
D
WB
R
AB
V
(
D
A
V
)
I
+
V
A, B, W
GND
GND
256
A
340Ω
+
256
A
B
−
R
WA
W
D
R
DD
W
AB
with respect to ground for any
LOGIC
V
(
D
to GND, which must be
B
WA
)
V
V
and R
B
O
WB
, not on the
(3)
(4)
Rev. A | Page 14 of 20
TERMINAL VOLTAGE OPERATING RANGE
The AD5243/AD5248 V
boundary conditions for proper 3-terminal digital potentiometer
operation. Supply signals present on the A, B, and W terminals
that exceed V
biased diodes (see Figure 42).
POWER-UP SEQUENCE
Because the ESD protection diodes limit the voltage compliance
at the A, B, and W terminals (see Figure 42), it is important to
power V
terminals; otherwise, the diode is forward-biased such that V
is powered unintentionally and may affect the rest of the user’s
circuit. The ideal power-up sequence is in the following order:
GND, V
order of powering V
important, as long as they are powered after V
LAYOUT AND POWER SUPPLY BYPASSING
It is a good practice to employ compact, minimum lead length
layout design. The leads to the inputs should be as direct as
possible with a minimum conductor length. Ground paths
should have low resistance and low inductance.
Similarly, it is also good practice to bypass the power supplies with
quality capacitors for optimum stability. Supply leads to the device
should be bypassed with disc or chip ceramic capacitors of 0.01 μF
to 0.1 μF. Low ESR 1 μF to 10 μF tantalum or electrolytic capacitors
should also be applied at the supplies to minimize any transient
disturbance and low frequency ripple (see Figure 43). In addition,
note that the digital ground should be joined remotely to the
analog ground at one point to minimize the ground bounce.
Figure 42. Maximum Terminal Voltages Set by V
DD
DD
, digital inputs, and then V
V
/GND before applying voltage to the A, B, and W
DD
DD
or GND are clamped by the internal forward-
10μF
Figure 43. Power Supply Bypassing
C3
A
, V
+
0.1μF
B
DD
C1
, V
and GND power supply defines the
W
, and the digital inputs is not
V
DD
A
AD5243
, V
V
A
W
B
GND
B
DD
, and V
GND
DD
DD
/GND.
and GND
W
. The relative
DD