CS8420-CSZR Cirrus Logic Inc, CS8420-CSZR Datasheet - Page 84

• Manufacturer Part Number: CS8420-CSZR
• Description: IC,Digital Audio Sample Rate Converter,SOP,28PIN
• Manufacturer: Cirrus Logic Inc

84
15.1.5 One-Byte Mode
15.1.6 Two-Byte Mode
15.2
15.2.1 Mode 1: Transmit All Zeros
15.2.2 Mode 2: Block Mode
AES3 User (U) Bit Management
The CS8420 U bit manager has four operating modes:
Mode 1. Transmit all zeros
Mode 2. Block mode
Mode 3. Reserved
Mode 4. IEC Consumer B
In many applications, the channel status blocks for the A and B channels will be identical. In this situation,
if the user reads a byte from one of the channel's blocks, the corresponding byte for the other channel will
be the same. Similarly, if the user wrote a byte to one channel's block, it would be necessary to write the
same byte to the other block. One-Byte mode takes advantage of the often identical nature of A and B
channel status data.
When reading data in one-byte mode, a single byte is returned, which can be from channel A or B data,
depending on a register control bit. If a write is being done, the CS8420 expects a single byte to be input
to its control port. This byte will be written to both the A and B locations in the addressed word.
One-Byte mode saves the user substantial control port access time, as it effectively accesses 2 bytes’
worth of information in 1 byte's worth of access time. If the control port's auto-increment addressing is
used in combination with this mode, multi-byte accesses such as full-block reads or writes can be done
especially efficiently.
There are those applications in which the A and B channel status blocks will not be the same, and the
user is interested in accessing both blocks. In these situations, Two-Byte mode should be used to access
the E buffer.
In this mode, a read will cause the CS8420 to output two bytes from its control port. The first byte out will
represent the A channel status data, and the 2nd byte will represent the B channel status data. Writing is
similar, in that two bytes must now be input to the CS8420's control port. The A channel status data is
first, B channel status data second.
Mode 1 causes only zeros to be transmitted in the output U data, regardless of E buffer contents or U data
embedded in an input AES3 data stream. This mode is intended for the user who does not want to trans-
ceive U data, and simply wants the output U channel to contain no data.
Mode 2 is very similar to the scheme used to control the C bits. Entire blocks of U data are buffered from
input to output, using a cascade of three block-sized RAMs to perform the buffering. The user has access
to the second of these three buffers, denoted the E buffer, via the control port. Block mode is designed
for use in AES3 in, AES3 out situations in which input U data is decoded using a microcontroller via the
control port. It is also the only mode in which the user can merge his/her own U data into the transmitted
AES3 data stream.
The U buffer access only operates in Two-Byte mode, since there is no concept of A and B blocks for user
data. The arrangement of the data in the each byte is that the MSB is the first received bit and is the first
CS8420
DS245F4