KSZ8841-16MBL Micrel Inc, KSZ8841-16MBL Datasheet - Page 91

• Manufacturer Part Number: KSZ8841-16MBL
• Description: Single Ethernet Port + Generic (16-bit) Bus Interface( )
• Manufacturer: Micrel Inc

Specifications of KSZ8841-16MBL

• Controller Type: Ethernet Controller, MAC
• Interface: Bus
• Voltage - Supply: 3.1 V ~ 3.5 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 100-LFBGA
• Operating Supply Voltage (typ): 3.3V
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 100
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Current - Supply: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 576-3075

Asynchronous Timing using DATACSN
October 2007
Micrel, Inc.
Notes:
1.
2.
When CPU finished current Read or Write operation, it can do next Read or Write operation even the ARDY is low. During Read or
Write operation if the ADRY is low, the CPU has to keep the RDN/WRN low until the ARDY returns to high.
In order to speed up the ARDY low time to 40 ns, user has to use the turbo software driver which is only supported in the A6
device. Please refer to the “KSZ88xx Programmer's Guide” for detail.
Symbol
t1
t2
t3
t4
t5
t6
t7
t8
t9
t10
(Read Cycle)
( Write Cycle)
RDN, WRN
Write Data
DATACSN
Read Data
ARDY
ARDY
Parameter
DATACSN setup to RDN, WRN active
DATACSN hold after RDN, WRN inactive (assume
ADSN tied Low)
Read data hold to ARDY rising
Read data to RDN hold
Write data setup to WRN inactive
Write data hold after WRN inactive
Read active to ARDY Low
Write inactive to ARDY Low
ARDY low (wait time) in read cycle (Note1)
(It is 0ns to read bank select register and 40ns to
read QMU data register in turbo mode) (Note2)
ARDY low (wait time) in read cycle (Note1)
(It is 0ns to read bank select register and 80ns to
read QMU data register in normal mode)
ARDY low (wait time) in write cycle (Note1)
(It is 0ns to write bank select register)
(It is 36ns to write QMU data register)
Table 18. Asynchronous Cycle using DATACSN Timing Parameters
Figure 15. Asynchronous Cycle – Using DATACSN
t1
t7
t9
91
t3
t5
valid
Min
2
0
4
4
2
0
0
0
valid
t2
t6
t8
t4
Typ
40
80
50
t10
KSZ8841-16/32 MQL/MVL/MBL
Max
0.8
8
8
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
M9999-102207-1.6