ICS8312AY IDT, Integrated Device Technology Inc, ICS8312AY Datasheet - Page 10

ICS8312AY

Manufacturer Part Number
ICS8312AY
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of ICS8312AY

Number Of Outputs
12
Operating Supply Voltage (max)
3.465V
Operating Temp Range
0C to 85C
Propagation Delay Time
4.8ns
Operating Supply Voltage (min)
1.6V
Mounting
Surface Mount
Pin Count
32
Operating Supply Voltage (typ)
1.8/2.5/3.3V
Package Type
TQFP
Duty Cycle
55%
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS8312AY
Quantity:
3 645
Part Number:
ICS8312AYILF
Manufacturer:
ST
Quantity:
220
Part Number:
ICS8312AYILF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS8312AYILFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS8312AYLF
Manufacturer:
IDT
Quantity:
277
Part Number:
ICS8312AYLF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS8312AYLFT
Manufacturer:
IDT
Quantity:
300
Part Number:
ICS8312AYLFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Additive Phase Jitter
The spectral purity in a band at a specific offset from the
fundamental compared to the power of the fundamental is called
the dBc Phase Noise. This value is normally expressed using a
Phase noise plot and is most often the specified plot in many
applications. Phase noise is defined as the ratio of the noise power
present in a 1Hz band at a specified offset from the fundamental
frequency to the power value of the fundamental. This ratio is
expressed in decibels (dBm) or a ratio of the power in the 1Hz band
As with most timing specifications, phase noise measurements
has issues relating to the limitations of the equipment. Often the
noise floor of the equipment is higher than the noise floor of the
IDT™ / ICS™ LVCMOS/LVTTL FANOUT BUFFER
ICS8312
LOW SKEW, 1-TO-12 LVCMOS/LVTTL FANOUT BUFFER
Offset from Carrier Frequency (Hz)
10
to the power in the fundamental. When the required offset is
specified, the phase noise is called a dBc value, which simply
means dBm at a specified offset from the fundamental. By
investigating jitter in the frequency domain, we get a better
understanding of its effects on the desired application over the
entire time record of the signal. It is mathematically possible to
calculate an expected bit error rate given a phase noise plot.
device. This is illustrated above. The device meets the noise floor
of what is shown, but can actually be lower. The phase noise is
dependant on the input source and measurement equipment.
Additive Phase Jitter, 3.3V @ 100MHz
12kHz to 20MHz = 0.037ps (typical)
ICS8312AY REV. D JULY 3, 2008

Related parts for ICS8312AY