DS90C365AMT National Semiconductor, DS90C365AMT Datasheet

no-image

DS90C365AMT

Manufacturer Part Number
DS90C365AMT
Description
Manufacturer
National Semiconductor
Datasheet

Specifications of DS90C365AMT

Number Of Elements
3
Input Type
CMOS/TTL
Operating Supply Voltage (typ)
3.3V
Output Type
Flat Panel Display
Differential Output Voltage
450mV
Transmission Data Rate
612.5MBps
Power Dissipation
1.98W
Operating Temp Range
-10C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
48
Package Type
TSSOP
Number Of Receivers
21
Number Of Drivers
3
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS90C365AMT
Manufacturer:
NS
Quantity:
11 200
Part Number:
DS90C365AMT
Quantity:
2 659
Part Number:
DS90C365AMT
Manufacturer:
NS
Quantity:
20 000
Part Number:
DS90C365AMTD
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DS90C365AMTX
Manufacturer:
TI
Quantity:
20 000
Company:
Part Number:
DS90C365AMTX
Quantity:
9 000
Part Number:
DS90C365AMTX/NOPB
0
© 2008 National Semiconductor Corporation
DS90C365A
+3.3V Programmable LVDS Transmitter 18-Bit Flat Panel
Display Link-87.5 MHz
General Description
The DS90C365A is a pin to pin compatible replacement for
DS90C363, DS90C363A and DS90C365. The DS90C365A
has additional features and improvements making it an ideal
replacement for DS90C363, DS90C363A and DS90C365.
family of LVDS Transmitters.
The DS90C365A transmitter converts 21 bits of LVCMOS/
LVTTL data into four LVDS (Low Voltage Differential Signal-
ing) data streams. A phase-locked transmit clock is transmit-
ted in parallel with the data streams over the fourth LVDS link.
Every cycle of the transmit clock 21 bits RGB of input data are
sampled and transmitted. At a transmit clock frequency of
87.5 MHz, 21 bits of RGB data and 3 bits of LCD timing and
control data (FPLINE, FPFRAME, DRDY) are transmitted at
a rate of 612.5 Mbps per LVDS data channel. Using a 87.5
MHz clock, the data throughput is 229.687 Mbytes/sec. This
transmitter can be programmed for Rising edge strobe or
Falling edge strobe through a dedicated pin. A Rising edge or
Falling edge strobe transmitter will interoperate with a Falling
edge strobe FPDLink Receiver without any translation logic.
This chipset is an ideal means to solve EMI and cable size
problems associated with wide, high-speed TTL interfaces
with added Spead Spectrum Clocking support..
Block Diagram
201005
See NS Package Number MTD48
Order Number DS90C365AMT
DS90C365A
Features
Pin-to-pin compatible to DS90C363, DS90C363A and
DS90C365 .
No special start-up sequence required between clock/data
and /PD pins. Input signals (clock and data) can be applied
either before or after the device is powered.
Support Spread Spectrum Clocking up to 100kHz
frequency modulation & deviations of ±2.5% center
spread or -5% down spread.
“Input Clock Detection” feature will pull all LVDS pairs to
logic low when input clock is missing and when /PD pin is
logic high.
18 to 87.5 MHz shift clock support
Tx power consumption < 146 mW (typ) @ 87.5 MHz
Grayscale
Tx Power-down mode < 37 uW (typ)
Supports VGA, SVGA, XGA, SXGA(dual pixel), SXGA+
(dual pixel), UXGA(dual pixel).
Narrow bus reduces cable size and cost
Up to 1.785 Gbps throughput
Up to 223.125 Megabytes/sec bandwidth
345 mV (typ) swing LVDS devices for low EMI
PLL requires no external components
Compliant to TIA/EIA-644 LVDS standard
Low profile 48-lead TSSOP package
20100539
August 6, 2008
www.national.com

Related parts for DS90C365AMT

DS90C365AMT Summary of contents

Page 1

... Up to 223.125 Megabytes/sec bandwidth ■ 345 mV (typ) swing LVDS devices for low EMI ■ PLL requires no external components ■ Compliant to TIA/EIA-644 LVDS standard ■ Low profile 48-lead TSSOP package DS90C365A Order Number DS90C365AMT See NS Package Number MTD48 201005 August 6, 2008 20100539 www.national.com ...

Page 2

... Junction Temperature Storage Temperature Lead Temperature (Soldering, 4 sec) Maximum Package Power Dissipation Capacity @ 25°C MTD48 (TSSOP) Package: DS90C365AMT Package Derating: DS90C365AMT 16 mW/°C above +25°C Electrical Characteristics Over recommended operating supply and temperature ranges unless otherwise specified. Symbol Parameter LVCMOS/LVTTL DC SPECIFICATIONS V ...

Page 3

Symbol Parameter ICCTG Transmitter Supply Current 16 Grayscale ICCTZ Transmitter Supply Current Power Down Note 1: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the ...

Page 4

Transmitter Switching Characteristics Over recommended operating supply and temperature ranges unless otherwise specified Symbol LLHT LVDS Low-to-High Transition Time (Figure 4) LHLT LVDS High-to-Low Transition Time (Figure 4) TPPos0 Transmitter Output Pulse Position (Figure 12) (Note 5) TPPos1 Transmitter Output ...

Page 5

Symbol TCCD TxCLK IN to TxCLK OUT Delay. Measure from TxCLK IN edge to immediatley crossing poing of differential TxCLK OUT by following the postive TxCLK OUT. 50% duty cycle input clock is assumed. (Figure 7) Measure from TxCLK IN ...

Page 6

AC Timing Diagrams FIGURE 2. “16 Grayscale” Test Pattern - DS90C365A (Notes 8, 9, 10) Note 7: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and LVCMOS/LVTTL I/O. Note 8: The 16 grayscale test ...

Page 7

FIGURE 3. DS90C365A (Transmitter) LVDS Output Load. 5pF is showed as board loading FIGURE 4. DS90C365A (Transmitter) LVDS Transition Times FIGURE 5. DS90C365A (Transmitter) Input Clock Transition Time FIGURE 6. DS90C365A (Transmitter) Setup/Hold and High/Low Times with R_FB pin = ...

Page 8

FIGURE 8. DS90C365A (Transmitter) Clock In to Clock Out Delay with R_FB pin = GND FIGURE 9. DS90C365A (Transmitter) Phase Lock Loop Set Time FIGURE 10. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90C365A www.national.com 20100535 20100514 ...

Page 9

FIGURE 11. Transmitter Power Down Delay FIGURE 12. Transmitter LVDS Output Pulse Position Measurement - DS90C365A 20100518 9 20100537 www.national.com ...

Page 10

DS90C365A MTD48 (TSSOP) Package Pin Descriptions — FPD Link Transmitter Pin Name I/O No. TxIN I 21 LVTTL level input. This includes: 6 Red, 6 Green, 6 Blue, and 3control lines—FPLINE, FPFRAME and DRDY (also referred to as HSYNC, VSYNC, ...

Page 11

... POWER SOURCES SEQUENCE In typical applications recommended to have V the V and PLL V CC separate de-coupling bypass capacitor groups. There is no requirement on which VCC entering the device first. DS90C365AMT 20100540 11 , LVDS CC from the same power source with three CC www.national.com ...

Page 12

Typical Application Truth Table www.national.com TABLE 1. Programmable Transmitter (DS90C365A) Pin Condition Strobe Status R_FB R_FB = V Rising edge strobe CC R_FB R_FB = GND or NC Falling edge strobe 12 20100503 ...

Page 13

... Physical Dimensions inches (millimeters) unless otherwise noted 48-Lead Molded Thin Shrink Small Outline Package, JEDEC Dimensions in millimeters only Order Number DS90C365AMT NS Package Number MTD48 13 www.national.com ...

Page 14

... For more National Semiconductor product information and proven design tools, visit the following Web sites at: Products Amplifiers www.national.com/amplifiers Audio www.national.com/audio Clock Conditioners www.national.com/timing Data Converters www.national.com/adc Displays www.national.com/displays Ethernet www.national.com/ethernet Interface www.national.com/interface LVDS www.national.com/lvds Power Management www.national.com/power Switching Regulators www.national.com/switchers LDOs www ...

Related keywords