MCIMX356AVM5B Freescale, MCIMX356AVM5B Datasheet - Page 88

no-image

MCIMX356AVM5B

Manufacturer Part Number
MCIMX356AVM5B
Description
Manufacturer
Freescale
Datasheet

Specifications of MCIMX356AVM5B

Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX356AVM5B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX356AVM5BR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
9
10
The following parameters are programmed via the DI_DISP#_TIME_CONF_1,
DI_DISP#_TIME_CONF_2, and DI_HSP_CLK_PER registers:
4.9.13.5
The IPU supports the following types of asynchronous serial interfaces:
Figure 63
DISPB_D#_CS signal and the straight polarity of the DISPB_SD_D_CLK signal.
For this interface, a bidirectional data line is used outside the device. The IPU still uses separate input and
output data lines (IPP_IND_DISPB_SD_D and IPP_DO_DISPB_SD_D). The I/O mux connects the
internal data lines to the bidirectional external line according to the IPP_OBE_DISPB_SD_D signal
provided by the IPU.
Each data transfer can be preceded by an optional preamble with programmable length and contents. The
preamble is followed by read/write (RW) and address (RS) bits. The order of the these bits is
programmable. The RW bit can be disabled. The following data can consist of one word or of a whole
burst. The interface parameters are controlled by the DI_SER_DISPn_CONF registers (n = 1, 2).
88
Tdrp
Data read point
Loopback delay Tlbd is the cumulative propagation delay of read controls and read data. It includes an IPU output delay, a
device – level output delay, board delays, a device – level input delay, an IPU input delay. This value is device specific.
=
T
HSP_CLK
DISP#_IF_CLK_PER_WR, DISP#_IF_CLK_PER_RD
HSP_CLK_PERIOD
DISP#_IF_CLK_DOWN_WR
DISP#_IF_CLK_UP_WR
DISP#_IF_CLK_DOWN_RD
DISP#_IF_CLK_UP_RD
DISP#_READ_EN
3-wire (with bidirectional data line)
4-wire (with separate data input and output lines)
5-wire type 1 (with sampling RS by the serial clock)
5-wire type 2 (with sampling RS by the chip select signal)
depicts timing of the 3-wire serial interface. The timing images correspond to active-low
Serial Interfaces, Functional Description
ceil
--------------------------------------------------
HSP_CLK_PERIOD
DISP#_READ_EN
i.MX35 Applications Processors for Automotive Products, Rev. 9
Freescale Semiconductor

Related parts for MCIMX356AVM5B