ICS932S208DG IDT, Integrated Device Technology Inc, ICS932S208DG Datasheet - Page 18

• Manufacturer Part Number: ICS932S208DG
• Description: IC TIMING HUB CTRL PROGR 56TSSOP
• Manufacturer: IDT, Integrated Device Technology Inc
• Type: Timing Control Hubr

Specifications of ICS932S208DG

• Input: Crystal
• Output: Clock
• Frequency - Max: 200MHz
• Voltage - Supply: 3.135 V ~ 3.465 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 56-TSSOP
• Frequency-max: 200MHz
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 932S208DG

Differential Clock Tristate
IDT
To minimize power consumption, CPU[2:0] clock outputs are individually configurable through SMBus to be driven or
tristated during PwrDwn# and CPU_Stop# mode and the SRC clock is configurable to be driven or tristated during
PCI_Stop# and PwrDwn# mode. Each differential clock (SRC, CPU[2:0]) output can be disabled by setting the
corresponding output's register OE bit to "0" (disable). Disabled outputs are to be tristated regardless of "CPU_Stop",
"SRC_Stop" and "PwrDwn" register bit settings.
Notes:
1. Each output has four corresponding control register bits, OE, PwrDwn, CPU_Stop and "Free Running"
2. Iref x 6 and Iref x 2 is the output current in the corresponding mode
3. See Control Registers section for bit address
Notes:
1. SRC output has four corresponding control register bits, OE, PwrDwn, SRC_Stop and "Free Running"
2. Iref x 6 and Iref x 2 is the output current in the corresponding mode
3. See Control Registers section for bit address
C
C
C
C
C
ICS932S208
Programmable Timing Control Hub
S
TM
P
P
P
P
P
S
g i
[ U
[ U
[ U
[ U
[ U
S
S
S
S
S
g i
R
R
R
R
R
Programmable Timing Control Hub
n
: 2
: 2
: 2
: 2
: 2
n
l a
C
C
C
C
C
l a
} 0
} 0
} 0
} 0
} 0
P
P
n i
n i
0
0
1
1
1
P
0
0
1
1
1
P
D
D
#
#
C
P
P
C
U
P
_ I
_
P
X
X
0
0
1
n i
S
X
X
S
0
0
1
n i
o t
o t
p
p
#
#
r T
C
r T
P
P
s i
TM
s i
C
U
a t
_ I
a t
X
X
X
_
0
for Next Gen P4
1
TM
e t
X
0
X
X
S
1
S
e t
o t
o t
for Next Gen P4
B
B
p
t i
p
t i
r T
r T
P
s i
P
s i
w
a t
w
a t
d r
X
X
X
0
1
d r
X
X
X
e t
0
1
e t
w
w
B
n
TM
B
n
t i
t i
Processor
D
TM
N
D
N
i r
o
i r
e v
Processor
o
n
e v
O
R
R
R
n
S -
r T
n
R
R
R
O
r T
S -
u
u
u
u
n
s i
u
u
u
o t
@
p t
n
n
n
u
s i
o t
n
n
n
@
a t
n
n
n
p t
a t
p
n
n
n
u
n i
n i
n i
p
r I
e t
p
n i
n i
n i
s t
18
t u
r I
e t
g
g
g
f e
p
a
g
g
g
f e
a
b
x
b
e l
x
e l
2
2
D
D
D
D
i r
i r
i r
i r
e v
S
e v
e v
e v
S
O
o t
R
r T
r T
n
n
R
o t
O
r T
r T
u
u
n
n
p
s i
s i
u
n
@
@
p t
u
p
s i
s i
@
@
p
n
a t
a t
n
p t
p
a t
a t
a
u
n
n i
r I
e t
r I
e t
a
n i
b
s t
t u
r I
r I
e t
e t
g
f e
f e
b
e l
g
f e
f e
e l
x
x
x
x
6
2
6
2
0743G—01/26/10