CS4334-KSZ Cirrus Logic Inc, CS4334-KSZ Datasheet - Page 16

IC DAC STER 24BIT 96KHZ 8-SOIC

CS4334-KSZ

Manufacturer Part Number
CS4334-KSZ
Description
IC DAC STER 24BIT 96KHZ 8-SOIC
Manufacturer
Cirrus Logic Inc
Datasheet

Specifications of CS4334-KSZ

Package / Case
8-SOIC
Number Of Bits
24
Data Interface
Serial
Number Of Converters
2
Voltage Supply Source
Single Supply
Power Dissipation (max)
104mW
Operating Temperature
-10°C ~ 70°C
Mounting Type
Surface Mount
Conversion Rate
96 KSPS
Resolution
24 bit
Interface Type
Serial
Operating Supply Voltage
5 V
Operating Temperature Range
+ 70 C
Maximum Power Dissipation
104 mW
Mounting Style
SMD/SMT
Number Of Dac Outputs
2
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1510 - BOARD EVAL FOR CS4334 CODEC
Settling Time
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
598-1046-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS4334-KSZ
Manufacturer:
Cirrus Logic Inc
Quantity:
1 895
Part Number:
CS4334-KSZ
Manufacturer:
CIRRUS
Quantity:
272
Part Number:
CS4334-KSZ
Quantity:
200
Part Number:
CS4334-KSZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS4334-KSZ-
Manufacturer:
cirrus
Quantity:
80 000
Part Number:
CS4334-KSZR
Quantity:
200
Part Number:
CS4334-KSZR
Manufacturer:
CIRRUS/PBF
Quantity:
25 750
Part Number:
CS4334-KSZR
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS4334-KSZR
0
Company:
Part Number:
CS4334-KSZR
Quantity:
30 000
Company:
Part Number:
CS4334-KSZR
Quantity:
4 600
16
S D A T A
S D A T A
Right Justified, 16-Bit Data
INT SCLK = 32 Fs if MCLK/LRCK = 512, 256 or 128
INT SCLK = 48 Fs if MCLK/LRCK = 384 or 192
Right Justified, 18-Bit Data
INT SCLK = 64 Fs if MCLK/LRCK = 512, 256 or 128
INT SCLK = 48 Fs if MCLK/LRCK = 384 or 192
L R C K
L R C K
S C L K
S C L K
1
0
Internal SCLK Mode
Internal SCLK Mode
17 16
15 14 13 12 11 10
32 clocks
15 14 13 12 11 10
L e ft C h a nn e l
L e ft C h a n n e l
32 clocks
9
8
Figure 12. CS4338 Data Format
Figure 13. CS4339 Data Format
9
7
8
6
7
Confidential Draft
5
6
4
5
3
4
2
3/11/08
3
1
2
Right Justified, 16-Bit Data
Data Valid on Rising Edge of SCLK
SCLK Must Have at Least 32 Cycles per LRCK Period
Right Justified, 18-Bit Data
Data Valid on Rising Edge of SCLK
SCLK Must Have at Least 36 Cycles per LRCK Period
0
1
0
17 16
15 14 13 12 11 10
15 14 13 12 11 10
External SCLK Mode
External SCLK Mode
R ig ht C h a n ne l
R ig h t C h a n n e l
9
9
8
8
7
7
6
6
CS4334/5/8/9
5
5
4
4
3
3
2
2
DS248F5
1
1
0
0

Related parts for CS4334-KSZ