EPM7064AETC100-4 Altera, EPM7064AETC100-4 Datasheet - Page 46

IC MAX 7000 CPLD 64 100-TQFP

EPM7064AETC100-4

Manufacturer Part Number
EPM7064AETC100-4
Description
IC MAX 7000 CPLD 64 100-TQFP
Manufacturer
Altera
Series
MAX® 7000Ar
Datasheet

Specifications of EPM7064AETC100-4

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
4.5ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Logic Elements/blocks
4
Number Of Macrocells
64
Number Of Gates
1250
Number Of I /o
68
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Voltage
3.3V
Memory Type
EEPROM
Number Of Logic Elements/cells
4
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Other names
544-1189

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM7064AETC100-4
Manufacturer:
PHI
Quantity:
87
Part Number:
EPM7064AETC100-4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM7064AETC100-4
Manufacturer:
ALTERA
Quantity:
1 000
Part Number:
EPM7064AETC100-4
Manufacturer:
ALTERA
0
Part Number:
EPM7064AETC100-4
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPM7064AETC100-4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM7064AETC100-4N
Manufacturer:
ALTERA
0
Part Number:
EPM7064AETC100-4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
MAX 7000A Programmable Logic Device Data Sheet
46
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
f
t
f
Symbol
PD1
PD2
SU
H
FSU
FH
CO1
CH
CL
ASU
AH
ACO1
ACH
ACL
CPPW
CNT
CNT
ACNT
ACNT
Table 25. EPM7512AE External Timing Parameters
Input to non-
registered output
I/O input to non-
registered output
Global clock setup
time
Global clock hold time
Global clock setup
time of fast input
Global clock hold time
of fast input
Global clock to output
delay
Global clock high time
Global clock low time
Array clock setup time
Array clock hold time
Array clock to output
delay
Array clock high time
Array clock low time
Minimum pulse width
for clear and preset
Minimum global clock
period
Maximum internal
global clock frequency
Minimum array clock
period
Maximum internal
array clock frequency
Parameter
C1 = 35 pF
(2)
C1 = 35 pF
(2)
(2)
(2)
C1 = 35 pF
(2)
(2)
C1 = 35 pF
(2)
(3)
(2)
(2),
(2)
(2),
Conditions
(4)
(4)
116.3
116.3
Min
3.0
5.6
0.0
3.0
0.0
1.0
3.0
2.5
0.2
1.0
3.0
3.0
3.0
-7
Note (1)
Max
7.5
7.5
4.7
7.8
8.6
8.6
87.0
87.0
Speed Grade
Min
7.6
0.0
3.0
0.0
1.0
4.0
4.0
3.5
0.3
1.0
4.0
4.0
4.0
-10
Max
10.0
10.0
10.4
11.5
11.5
6.3
71.9
71.9
Min
Altera Corporation
9.1
0.0
3.0
0.0
1.0
5.0
5.0
4.1
0.4
1.0
5.0
5.0
5.0
-12
Max
12.0
12.0
12.5
13.9
13.9
7.5
MHz
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for EPM7064AETC100-4