XC5VLX110-1FFG1153C Xilinx Inc, XC5VLX110-1FFG1153C Datasheet - Page 58

IC FPGA VIRTEX-5 110K 1153FBGA

XC5VLX110-1FFG1153C

Manufacturer Part Number
XC5VLX110-1FFG1153C
Description
IC FPGA VIRTEX-5 110K 1153FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXr

Specifications of XC5VLX110-1FFG1153C

Total Ram Bits
4718592
Number Of Logic Elements/cells
110592
Number Of Labs/clbs
8640
Number Of I /o
800
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1153-BBGA, FCBGA
No. Of Logic Blocks
8640
No. Of Macrocells
110000
Family Type
Virtex-5
No. Of Speed Grades
1
No. Of I/o's
800
Clock Management
DCM, PLL
Core Supply
RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V5-ML523-UNI-G - EVALUATION PLATFORM VIRTEX-5
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX110-1FFG1153C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX110-1FFG1153C
Manufacturer:
XILINX
0
Part Number:
XC5VLX110-1FFG1153C
Quantity:
108
Part Number:
XC5VLX110-1FFG1153C
0
Part Number:
XC5VLX110-1FFG1153CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX110-1FFG1153CES
Quantity:
149
Table 77: Operating Frequency Ranges for DCM in Maximum Range (MR) Mode
DS202 (v5.3) May 5, 2010
Product Specification
Notes:
1.
2.
3.
4.
Outputs Clocks (Low Frequency Mode)
F
F
F
F
F
F
F
F
Input Clocks (Low Frequency Mode)
F
F
F
F
F
F
1XMRMIN
1XMRMAX
2XMRMIN
2XMRMAX
DLLMRMIN
DLLMRMAX
FXMRMIN
FXMRMAX
CLKINDLLMRMIN
CLKINDLLMRMAX
CLKINFXMRMIN
CLKINFXMRMAX
PSCLKMRMIN
PSCLKMRMAX
DLL Outputs are used in these instances to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.
DFS Outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.
When using the DCMs CLKIN_DIVIDE_BY_2 attribute these values should be doubled. Other resources can limit the maximum input
frequency.
When using a CLKIN frequency > 400 MHz and the DCMs CLKIN_DIVIDE_BY_2 attribute, the CLKIN duty cycle must be within ±5% (45/55
to 55/45).
Symbol
CLK0, CLK90, CLK180, CLK270
CLK2X, CLK2X180
CLKDV
CLKFX, CLKFX180
CLKIN (using DLL outputs)
CLKIN (using DFS outputs only)
PSCLK
www.xilinx.com
Description
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
(1, 3, 4)
(2, 3, 4)
300.00
19.00
32.00
38.00
64.00
21.34
19.00
40.00
19.00
32.00
40.00
1.19
1.00
1.00
-3
Speed Grade
270.00
38.00
19.00
19.00
32.00
64.00
21.34
40.00
19.00
32.00
40.00
1.19
1.00
1.00
-2
240.00
19.00
32.00
38.00
64.00
21.34
19.00
40.00
19.00
32.00
40.00
1.19
1.00
1.00
-1
Units
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
KHz
58

Related parts for XC5VLX110-1FFG1153C