XC4005E-3PC84I

Manufacturer Part NumberXC4005E-3PC84I
DescriptionIC FPGA I-TEMP 5V 3-SPD 84-PLCC
ManufacturerXilinx Inc
SeriesXC4000E/X
XC4005E-3PC84I datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of XC4005E-3PC84I

Number Of Logic Elements/cells466Number Of Labs/clbs196
Total Ram Bits6272Number Of I /o61
Number Of Gates5000Voltage - Supply4.5 V ~ 5.5 V
Mounting TypeSurface MountOperating Temperature-40°C ~ 100°C
Package / Case84-LCC (J-Lead)Lead Free Status / RoHS StatusContains lead / RoHS non-compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
Page 48/68

Download datasheet (983Kb)Embed
PrevNext
Product Obsolete or Under Obsolescence
XC4000E and XC4000X Series Field Programmable Gate Arrays
The default option, and the most practical one, is for DONE
to go High first, disconnecting the configuration data source
and avoiding any contention when the I/Os become active
one clock later. Reset/Set is then released another clock
period later to make sure that user-operation starts from
stable internal conditions. This is the most common
sequence, shown with heavy lines in
designer can modify it to meet particular requirements.
Normally, the start-up sequence is controlled by the internal
device oscillator output (CCLK), which is asynchronous to
the system clock.
XC4000 Series offers another start-up clocking option,
UCLK_NOSYNC. The three events described above need
not be triggered by CCLK. They can, as a configuration
option, be triggered by a user clock. This means that the
device can wake up in synchronism with the user system.
When the UCLK_SYNC option is enabled, the user can
externally hold the open-drain DONE output Low, and thus
stall all further progress in the start-up sequence until
DONE is released and has gone High. This option can be
used to force synchronization of several FPGAs to a com-
mon user clock, or to guarantee that all devices are suc-
cessfully configured before any I/Os go active.
If either of these two options is selected, and no user clock
is specified in the design or attached to the device, the chip
could reach a point where the configuration of the device is
complete and the Done pin is asserted, but the outputs do
not become active. The solution is either to recreate the bit-
stream specifying the start-up clock as CCLK, or to supply
the appropriate user clock.
Start-up Sequence
The Start-up sequence begins when the configuration
memory is full, and the total number of configuration clocks
6-52
received since INIT went High equals the loaded value of
the length count.
The next rising clock edge sets a flip-flop Q0, shown in
Figure
48. Q0 is the leading bit of a 5-bit shift register. The
outputs of this register can be programmed to control three
events.
Figure
47, but the
• The release of the open-drain DONE output
• The change of configuration-related pins to the user
function, activating all IOBs.
• The termination of the global Set/Reset initialization of
all CLB and IOB storage elements.
The DONE pin can also be wire-ANDed with DONE pins of
other FPGAs or with other external signals, and can then
be used as input to bit Q3 of the start-up register. This is
called “Start-up Timing Synchronous to Done In” and is
selected by either CCLK_SYNC or UCLK_SYNC.
When DONE is not used as an input, the operation is called
“Start-up Timing Not Synchronous to DONE In,” and is
selected by either CCLK_NOSYNC or UCLK_NOSYNC.
As a configuration option, the start-up control register
beyond Q0 can be clocked either by subsequent CCLK
pulses or from an on-chip user net called STARTUP.CLK.
These signals can be accessed by placing the STARTUP
library symbol.
Start-up from CCLK
If CCLK is used to drive the start-up, Q0 through Q3 pro-
vide the timing. Heavy lines in
timing, which is compatible with XC2000 and XC3000
devices using early DONE and late Reset. The thin lines
indicate all other possible timing options.
R
Figure 47
show the default
May 14, 1999 (Version 1.6)

Related parts for XC4005E-3PC84I

Part Number DescriptionManufacturer Datasheet
  XC4005E-3PC84C IC FPGA C-TEMP 5V 3-SPD 84-PLCC Xilinx Inc
  XC4005E-3PG156C IC FPGA C-TEMP 5V 3-SPD 156-CPGA Xilinx Inc
  XC4005E-3PG156I IC FPGA I-TEMP 5V 3-SPD 156-CPGA Xilinx Inc
  XC4005E-3PQ100I IC FPGA I-TEMP 5V 3-SPD 100-PQFP Xilinx Inc
  XC4005E-3PQ160I IC FPGA I-TEMP 5V 3-SPD 160-PQFP Xilinx Inc
  XC4005E-3PQ208C IC FPGA C-TEMP 5V 3-SPD 208-PQFP Xilinx Inc
  XC4005E-3PQ208I IC FPGA I-TEMP 5V 3-SPD 208-PQFP Xilinx Inc
XC4005E-3TQ144C  XC4005E-3TQ144C IC FPGA C-TEMP 5V 3-SPD 144-TQFP Xilinx Inc
XC4005E-3TQ144I  XC4005E-3TQ144I IC FPGA I-TEMP 5V 3-SPD 144-TQFP Xilinx Inc
  XC4005-5PQ160C IC LOGIC CL ARRAY 5000GAT 160PQF Xilinx Inc
XC4005E-4PC84C  XC4005E-4PC84C IC FPGA 196 CLB'S 84-PLCC Xilinx Inc
XC4005L-5PQ100C  XC4005L-5PQ100C IC 3.3V FPGA 196 CLB'S 100-PQFP Xilinx Inc
XC4005-5PQ208C  XC4005-5PQ208C IC LOGIC CL ARRAY 5000GAT 208PQ Xilinx Inc
  XC4005A-6PC84C IC LOGIC CL ARRAY 5000GAT 84PLCC Xilinx Inc
  XC4005-5PC84C IC LOGIC CL ARRAY 5000GAT 84PLC Xilinx Inc