LAN9118-MT SMSC, LAN9118-MT Datasheet - Page 87

IC ETHERNET CTRLR 10/100 100TQFP

LAN9118-MT

Manufacturer Part Number
LAN9118-MT
Description
IC ETHERNET CTRLR 10/100 100TQFP
Manufacturer
SMSC
Type
Single Chip MAC and PHYr
Datasheet

Specifications of LAN9118-MT

Controller Type
Ethernet Controller
Interface
Serial EEPROM
Voltage - Supply
3.3V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Product
Ethernet Controllers
Number Of Transceivers
1
Standard Supported
IEEE 802.3 or IEEE 802.3u
Data Rate
10 Mbps or 100 Mbps
Supply Voltage (max)
3.3 V
Supply Voltage (min)
0 V
Maximum Operating Temperature
+ 70 C
Ethernet Connection Type
100BASE-TX or 10BASE-T
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
638-1013

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9118-MT
Manufacturer:
SMSC
Quantity:
6
Part Number:
LAN9118-MT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LAN9118-MT
Manufacturer:
SMSC
Quantity:
8 000
Part Number:
LAN9118-MT
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
LAN9118-MT
Quantity:
106
Part Number:
LAN9118-MT-E2
Manufacturer:
INTEL
Quantity:
18
Part Number:
LAN9118-MT-E2
Manufacturer:
SMSC
Quantity:
20 000
High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
SMSC LAN9118
5.3.18
5.3.19
BITS
BITS
31:0
31-0
DESCRIPTION
Free Running SCLK Counter (FR_CNT):
Note:
Note:
DESCRIPTION
RX Dropped Frame Counter (RX_DFC). This counter is incremented every
time a receive frame is dropped. RX_DFC is cleared on any read of this
register.
An interrupt can be issued when this counter passes through its halfway
point (7FFFFFFFh to 80000000h).
FREE_RUN—Free-Run 25MHz Counter
This register reflects the value of the free-running 25MHz counter.
RX_DROP– Receiver Dropped Frames Counter
This register indicates the number of receive frames that have been dropped.
Offset:
Offset:
This field reflects the value of a free-running 32-bit counter. At reset
the counter starts at zero and is incremented for every 25MHz
cycle. When the maximum count has been reached the counter will
rollover. When read in 16-bit mode the count value is latched on
the first read. The FREE_RUN counter can take up to 160nS to
clear after a reset event.
This counter will run regardless of the power management states
D0, D1 or D2.
9Ch
A0h
DATASHEET
87
Size:
Size:
32 bits
32 bits
TYPE
TYPE
RO
RC
Revision 1.5 (07-11-08)
00000000h
DEFAULT
DEFAULT
-

Related parts for LAN9118-MT