24LC65-I/P

Manufacturer Part Number24LC65-I/P
Description64K, 8K X 8 , 2.5V SMART SER IND
ManufacturerMicrochip Technology Inc.
24LC65-I/P datasheet
 

Specifications of 24LC65-I/P

Capacitance, Input10 pFCapacitance, Output10 pF
Current, Input, Leakage±1 μACurrent, Operating150 μA (Read), 3 mA (Write)
Current, Output, Leakage±1Data Retention>200 yrs.
Density64KInterface2-Wire
Memory TypeSerial EEPROMOrganization8K×8
Package TypePDIPTemperature, Operating-40 to +85 °C
Time, Access900 nsTime, Fall300 ns
Time, Rise1000 nsVoltage, Esd≥4 kV
Voltage, Input, High1.75 VVoltage, Input, Low0.75 V
Voltage, Output, Low0.4 VVoltage, Supply2.5 to 6 V
Lead Free Status / Rohs StatusRoHS Compliant part Electrostatic Device  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
Page 1/6

Download datasheet (317Kb)Embed
Next
24AA65/24LC65/24C65
2
64K I
Device Selection Table
Part Number
V
Range
CC
24AA65
1.8-6.0V
24LC65
2.5-6.0V
24C65
4.5-6.0V
Features:
• Voltage Operating Range: 1.8V to 6.0V
- Peak write current 3 mA at 6.0V
- Maximum read current 150 μA at 6.0V
- Standby current 1 μA, typical
• Industry Standard Two-Wire Bus Protocol I
Compatible
• 8-Byte Page, or Byte modes Available
• 2 ms Typical Write Cycle Time, Byte or Page
• 64-Byte Input Cache for Fast Write Loads
• Up to 8 devices may be connected to the same
bus for up to 512K bits total memory
• Including 100 kHz (1.8V ≤ Vcc < 4.5V) and 400
kHz (4.5V ≤ V
≤ 6.0V) Compatibility
CC
• Programmable Block Security Options
• Programmable Endurance Options
• Schmitt Trigger, Filtered Inputs for Noise
Suppression
• Output Slope Control to Eliminate Ground Bounce
• Self-Timed Erase and Write Cycles
• Power-on/off Data Protection Circuitry
• Endurance:
- 10,000,000 E/W cycles for a High Endurance
Block
- 1,000,000 E/W cycles for a Standard
Endurance Block
• Electrostatic Discharge Protection > 4000V
• Data Retention > 200 years
• 8-pin PDIP/SOIJ Packages
• Temperature Ranges
- Industrial (I)
-40°C to
- Automotive (E)
-40°C to +125°C
• Pb-Free and RoHS Compliant
*24XX65 is used in this document as a generic part
number for the 24AA65/24LC65/24C65 devices.
© 2008 Microchip Technology Inc.
C
Smart Serial
EEPROM
Page Size
Temp. Ranges
64 Bytes
C
64 Bytes
C, I
64 Bytes
C, I, E
Description:
The Microchip Technology Inc. 24AA65/24LC65/
24C65 (24XX65)* is a “smart” 8K x 8 Serial Electrically
Erasable PROM. This device has been developed for
advanced, low-power applications such as personal
communications, and provides the systems designer
2
C™
with flexibility through the use of many new user-pro-
grammable features. The 24XX65 offers a relocatable
4K bit block of ultra-high-endurance memory for data
that changes frequently. The remainder of the array, or
60K bits, is rated at 1,000,000 erase/write (E/W) cycles
ensured. The 24XX65 features an input cache for fast
write loads with a capacity of eight pages, or 64 bytes.
This device also features programmable security
options for E/W protection of critical data and/or code
of up to fifteen 4K blocks. Functional address lines
allow the connection of up to eight 24XX65’s on the
same bus for up to 512K bits contiguous EEPROM
memory. Advanced CMOS technology makes this
device ideal for low-power nonvolatile code and data
applications. The 24XX65 is available in the standard
8-pin plastic DIP and 8-pin surface mount SOIJ
package.
Package Types
PDIP
SOIJ
+85°C
Packages
P, SM
P, SM
P, SM
A0
1
8
V
CC
A1
2
7
NC
A2
3
6
SCL
V
4
5
SDA
SS
1
8
A0
V
CC
2
7
A1
NC
3
6
A2
SCL
4
5
V
SDA
SS
DS21073K-page 1

24LC65-I/P Summary of contents

  • Page 1

    ... Bytes C 64 Bytes Bytes Description: The Microchip Technology Inc. 24AA65/24LC65/ 24C65 (24XX65 “smart” Serial Electrically Erasable PROM. This device has been developed for advanced, low-power applications such as personal communications, and provides the systems designer 2 C™ with flexibility through the use of many new user-pro- grammable features ...

  • Page 2

    ... Block Diagram I/O Memory Control Control XDEC Logic Logic I/O SCL SDA DS21073K-page 2 Pin Function Table Name HV Generator A0, A1 EEPROM SDA Array SCL Page Latches Cache YDEC Sense Amp. R/W Control Function User Configurable Chip Selects Ground Serial Address/Data/I/O Serial Clock +1 ...

  • Page 3

    ... Operating current Standby current Note 1: This parameter is periodically sampled and not 100% tested. FIGURE 1-1: BUS TIMING START/STOP SCL STA SDA Start © 2008 Microchip Technology Inc. 24AA65/24LC65/24C65 V = +1.8V to +6.0V CC Commercial (C 0°C to +70°C A Industrial (I -40°C to +85°C A Automotive (E -40° ...

  • Page 4

    ... TABLE 1-2: AC CHARACTERISTICS Parameter Symbol Clock frequency F CLK Clock high time T HIGH Clock low time T LOW SDA and SCL rise time T R SDA and SCL fall time T F Start condition setup time Start condition setup time Data input hold time ...

  • Page 5

    ... N NOTE 1RWHV © 2008 Microchip Technology Inc. 24AA65/24LC65/24C65 PLO %RG\ >3', DS21073K-page 15 ...

  • Page 6

    ... XXX Examples: Pattern a) 24LC65T-I/SM: 64 Kbit Smart Serial, Tape and Reel, 5.28 mm SOIJ package, Industrial temperature, 2.5V b) 24LC65-I/P: Industrial temperature, PDIP package, 2.5V c) 24AA65T-/SM: 64 Kbit Smart Serial, Tape and Reel, 5.28 mm SOIJ package, Commercial temperature, 1.8V d) 24C65-E/P: Automotive temperature, PDIP, 5V ...